IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-03-06 15:05
A high-performance packet classification method for a network intrusion detection system using reconfigurable processors
Jyunichi Yoshida, Masaru Katayama (NTT)
Abstract (in Japanese) (See Japanese page) 
(in English) Dynamic reconfiguration can provide the flexibility and performance to suit a high-speed network. This paper presents a table lookup algorithm called the "lookup bitmap", which is implemented for reconfigurable processors. This algorithm is simple, that is, it uses only a binary search and logical AND operations. We applied it to a lookup bitmap algorithm implementation of a packet probe function and policing function for a firewall system. This algorithm can achieve multiple matches at the link rates of a gigabit-per-second network.
Keyword (in Japanese) (See Japanese page) 
(in English) Reconfigurable processors / packet classification / DoS / / / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 633, CAS2005-115, pp. 111-115, March 2006.
Paper # CAS2005-115 
Date of Issue 2006-02-27 (CAS, SIP, CS) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee CAS SIP CS  
Conference Date 2006-03-06 - 2006-03-07 
Place (in Japanese) (See Japanese page) 
Place (in English) Univ of Ryukyu 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Network processors, signal processing for communications, coding theory, etc. 
Paper Information
Registration To CAS 
Conference Code 2006-03-CAS-SIP-CS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A high-performance packet classification method for a network intrusion detection system using reconfigurable processors 
Sub Title (in English)  
Keyword(1) Reconfigurable processors  
Keyword(2) packet classification  
Keyword(3) DoS  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Jyunichi Yoshida  
1st Author's Affiliation Nippon Telegraph and Telephone Corporation (NTT)
2nd Author's Name Masaru Katayama  
2nd Author's Affiliation Nippon Telegraph and Telephone Corporation (NTT)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2006-03-06 15:05:00 
Presentation Time 25 minutes 
Registration for CAS 
Paper # CAS2005-115, SIP2005-161, CS2005-108 
Volume (vol) vol.105 
Number (no) no.633(CAS), no.635(SIP), no.637(CS) 
Page pp.111-115 
#Pages
Date of Issue 2006-02-27 (CAS, SIP, CS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan