Paper Abstract and Keywords |
Presentation |
2006-01-18 13:55
Over 40-Gbit/s Digital Circuits Using InP HEMT Technology Toshihide Suzuki, Yoichi Kawano, Yasuhiro Nakasha, Kozo Makiyama, Tsuyoshi Takahashi, Naoki Hara, Tatsuya Hirose (Fujitsu Labs.) Link to ES Tech. Rep. Archives: ED2005-193 MW2005-147 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
In this paper, we describe ultra high-speed digital ICs operated at 40 Gbit/s. Multiphase architecture we developed makes it possible to achieve 50-Gbit/s full-rate 4:1 MUX with low power consumption of 0.45W. We also developed novel NRZ-RZ converter with retiming function. It operated at 50Gbit/s. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
InP HEMT / Multiplexer / Multiphase clock architecture / NRZ-RZ converter / / / / |
Reference Info. |
IEICE Tech. Rep., vol. 105, no. 520, ED2005-193, pp. 7-12, Jan. 2006. |
Paper # |
ED2005-193 |
Date of Issue |
2006-01-11 (ED, MW) |
ISSN |
Print edition: ISSN 0913-5685 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
Link to ES Tech. Rep. Archives: ED2005-193 MW2005-147 |
|