IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-12-16 11:30
On Effectiveness of Clock Control in a Clock-Controlled Stream Cipher
Shinsaku Kiyomoto, Toshiaki Tanaka (KDDI Labs), Kouichi Sakurai (Kyushu Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we examine effectiveness for clock control in stream ciphers with the aim of protecting against distinguishing attacks and guess-and-determine (GD) attacks. We model a typical clock-controlled stream cipher and analyze the increase of computational complexity of these attacks that results from using a clock control. We then examine parameters for a design of clock-controlled stream ciphers, such as the length of the LFSR used for the clock control. An optimal solution for designing clock control is to choose the clock pattern (the number of input bits) and the length of the LFSR for clock control carefully, adopting design criteria which we describe in this paper.
Keyword (in Japanese) (See Japanese page) 
(in English) Stream Cipher / Clock Control / Irregular Clock / Design / Security / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 484, ISEC2005-112, pp. 11-16, Dec. 2005.
Paper # ISEC2005-112 
Date of Issue 2005-12-09 (ISEC) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee ISEC  
Conference Date 2005-12-16 - 2005-12-16 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ISEC 
Conference Code 2005-12-ISEC 
Language English (Japanese title is available) 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) On Effectiveness of Clock Control in a Clock-Controlled Stream Cipher 
Sub Title (in English)  
Keyword(1) Stream Cipher  
Keyword(2) Clock Control  
Keyword(3) Irregular Clock  
Keyword(4) Design  
Keyword(5) Security  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Shinsaku Kiyomoto  
1st Author's Affiliation KDDI R&D Laboratories inc. (KDDI Labs)
2nd Author's Name Toshiaki Tanaka  
2nd Author's Affiliation KDDI R&D Laboratories inc. (KDDI Labs)
3rd Author's Name Kouichi Sakurai  
3rd Author's Affiliation Kyushu University (Kyushu Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-12-16 11:30:00 
Presentation Time 25 minutes 
Registration for ISEC 
Paper # ISEC2005-112 
Volume (vol) vol.105 
Number (no) no.484 
Page pp.11-16 
#Pages
Date of Issue 2005-12-09 (ISEC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan