IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-11-30 13:30
[Fellow Memorial Lecture] Layout CAD and DFM -- Beginning and Maturity --
Takashi Mitsuhashi (Cadence Japan) Link to ES Tech. Rep. Archives: ICD2005-149
Abstract (in Japanese) (See Japanese page) 
(in English) The auther had an opportunity to be engaged in development of VLSI layout design automation, and automation of design verification, almost 30 years in Toshiba Corp. Now, the auther is involved in development of CAD for DFM (Design for Manufacturing) in Cadence Japan. This paper describes some experiences on those developments, and personal observations related to lifecyle of the technologies and experiences of the research theme selection that auther did.
Keyword (in Japanese) (See Japanese page) 
(in English) VLSI design / Design automation / Layout design / Design verification / Lifecycle of technologies / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 441, VLD2005-54, pp. 1-6, Nov. 2005.
Paper # VLD2005-54 
Date of Issue 2005-11-23 (VLD, ICD, DC) 
ISSN Print edition: ISSN 0913-5685
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF Link to ES Tech. Rep. Archives: ICD2005-149

Conference Information
Committee VLD ICD DC IPSJ-SLDM  
Conference Date 2005-11-30 - 2005-12-02 
Place (in Japanese) (See Japanese page) 
Place (in English) Kitakyushu International Conference Center 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design/Verification/Test of VLSI systems, etc. 
Paper Information
Registration To VLD 
Conference Code 2005-11-VLD-ICD-DC-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Layout CAD and DFM 
Sub Title (in English) Beginning and Maturity 
Keyword(1) VLSI design  
Keyword(2) Design automation  
Keyword(3) Layout design  
Keyword(4) Design verification  
Keyword(5) Lifecycle of technologies  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Takashi Mitsuhashi  
1st Author's Affiliation Cadence Design Systems, Japan (Cadence Japan)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-11-30 13:30:00 
Presentation Time 50 minutes 
Registration for VLD 
Paper # VLD2005-54, ICD2005-149, DC2005-31 
Volume (vol) vol.105 
Number (no) no.441(VLD), no.444(ICD), no.447(DC) 
Page pp.1-6 
#Pages
Date of Issue 2005-11-23 (VLD, ICD, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan