IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-11-18 09:00
Experimental Verification of Adaptive Clock Recovery Method Utilizing Proportional-Integral-Derivative (PID) Control for Circuit Emulation
Youichi Fukada, Takeshi Yasuda, Shuji Komatsu, Koichi Saito, Yoichi Maeda (NTT)
Abstract (in Japanese) (See Japanese page) 
(in English) Circuit emulation service accommodates synchronous TDM signals over asynchronous packet networks such as Ethernet, IP, etc. Terminal clock synchronization of high- accuracy is the most important technical issues for providing the carrier-class circuit emulation network service. Therefore, we have proposed a novel clock synchronization technique that adopts proportional-integral-derivative (PID) control based adaptive clock method. In this paper, the numerical simulation and experimental results newly presents the advantage points of our PID control based adaptive clock method. It simultaneously achieves a short starting-time, accuracy, stable recovery clock frequency, and few buffer delays. Circuit designs and parameter-determining method are also explained.
Keyword (in Japanese) (See Japanese page) 
(in English) Adaptive clock method / Proportional-integral-derivative (PID) control / Circuit emulation / Packet switched network (PSN) / / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 410, CS2005-43, pp. 37-42, Nov. 2005.
Paper # CS2005-43 
Date of Issue 2005-11-10 (CS) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee CS  
Conference Date 2005-11-17 - 2005-11-18 
Place (in Japanese) (See Japanese page) 
Place (in English) Yonokawa Prince Hotel 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Broadband Access Network, Power Line Communication, Home Network, Others 
Paper Information
Registration To CS 
Conference Code 2005-11-CS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Experimental Verification of Adaptive Clock Recovery Method Utilizing Proportional-Integral-Derivative (PID) Control for Circuit Emulation 
Sub Title (in English)  
Keyword(1) Adaptive clock method  
Keyword(2) Proportional-integral-derivative (PID) control  
Keyword(3) Circuit emulation  
Keyword(4) Packet switched network (PSN)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Youichi Fukada  
1st Author's Affiliation NTT (NTT)
2nd Author's Name Takeshi Yasuda  
2nd Author's Affiliation NTT (NTT)
3rd Author's Name Shuji Komatsu  
3rd Author's Affiliation NTT (NTT)
4th Author's Name Koichi Saito  
4th Author's Affiliation NTT (NTT)
5th Author's Name Yoichi Maeda  
5th Author's Affiliation NTT (NTT)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-11-18 09:00:00 
Presentation Time 25 minutes 
Registration for CS 
Paper # CS2005-43 
Volume (vol) vol.105 
Number (no) no.410 
Page pp.37-42 
#Pages
Date of Issue 2005-11-10 (CS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan