IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-09-16 14:45
White noise generation in a chaotic phase locked loop
Akio Takada (Hakodate Nat.Col.Tech.)
Abstract (in Japanese) (See Japanese page) 
(in English) Chaotic behaviors of PLLs have been known so far. Recently, the heuristic study based on a numerical simulation has revealed the possibility of white noise generation from the chaotic PLL in which the behavior is equivalent to those of both pendulums and Josephson junctions. It is also suggested in the previous study that the high quality and wide band white noise can be obtained without either amplification or digital generation. However, the experimental setup for this PLL used as a white noise generator has not been reported yet. In this study, the white noise generation from a chaotic PLL circuit is demonstrated. Consequently, flat power spectra of the noise are obtained for various conditions below the frequency of the drive signal. The experimental parameter dependences of the frequency region associated with the chaotic behavior of the PLL is also discussed in terms of the washboard model.
Keyword (in Japanese) (See Japanese page) 
(in English) PLL / Chaos / White Noise / Phase-Lock / Power Spectrum / Analog Circuit / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 275, CAS2005-43, pp. 55-60, Sept. 2005.
Paper # CAS2005-43 
Date of Issue 2005-09-09 (CAS, NLP) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee CAS NLP  
Conference Date 2005-09-15 - 2005-09-16 
Place (in Japanese) (See Japanese page) 
Place (in English) Nagaoka Univ. of Technology 
Topics (in Japanese) (See Japanese page) 
Topics (in English) general 
Paper Information
Registration To CAS 
Conference Code 2005-09-CAS-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) White noise generation in a chaotic phase locked loop 
Sub Title (in English)  
Keyword(1) PLL  
Keyword(2) Chaos  
Keyword(3) White Noise  
Keyword(4) Phase-Lock  
Keyword(5) Power Spectrum  
Keyword(6) Analog Circuit  
Keyword(7)  
Keyword(8)  
1st Author's Name Akio Takada  
1st Author's Affiliation Hakodate National College of Technology (Hakodate Nat.Col.Tech.)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-09-16 14:45:00 
Presentation Time 25 minutes 
Registration for CAS 
Paper # CAS2005-43, NLP2005-56 
Volume (vol) vol.105 
Number (no) no.275(CAS), no.277(NLP) 
Page pp.55-60 
#Pages
Date of Issue 2005-09-09 (CAS, NLP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan