IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-07-22 14:15
Analysis on the Clockwise Transposition Routing for Dedicated Factoring Devices
Tetsuya Izu (FUJITSU Lab./Univ. of Electro-Comm.), Noboru Kunihiro, Kazuo Ohta (Univ. of Electro-Comm.), Takeshi Shimoyama (FUJITSU Lab.)
Abstract (in Japanese) (See Japanese page) 
(in English) Recently, dedicated factoring devices have attracted much attention since it might be a threat for a current RSA-based PKI. In some devices, the clockwise transposition is used as a key technique, however, because of the lack of theoretic proof of the termination, some additional circuits are required. In this paper, we analyze the packet exchanging rule for the clockwise transposition and propose some possible alternatives with keeping the ``farthest-first'' property. Although we have no theoretic proof of the termination, experimental results show actual availability in the clockwise transposition. We also propose an improvement on the routing algorithm for the relation finding step, which establishes two times speed-up.
Keyword (in Japanese) (See Japanese page) 
(in English) integer factoring / ASIC / RSA / clockwise transposition / YASD / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 194, ISEC2005-57, pp. 101-107, July 2005.
Paper # ISEC2005-57 
Date of Issue 2005-07-15 (ISEC) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee ISEC IPSJ-CSEC SITE  
Conference Date 2005-07-21 - 2005-07-22 
Place (in Japanese) (See Japanese page) 
Place (in English) Iwate Prefectural University 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ISEC 
Conference Code 2005-07-ISEC-IPSJ-CSEC-SITE 
Language English (Japanese title is available) 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Analysis on the Clockwise Transposition Routing for Dedicated Factoring Devices 
Sub Title (in English)  
Keyword(1) integer factoring  
Keyword(2) ASIC  
Keyword(3) RSA  
Keyword(4) clockwise transposition  
Keyword(5) YASD  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tetsuya Izu  
1st Author's Affiliation FUJITSU Limited (FUJITSU Lab./Univ. of Electro-Comm.)
2nd Author's Name Noboru Kunihiro  
2nd Author's Affiliation University of Electro-Commuinications (Univ. of Electro-Comm.)
3rd Author's Name Kazuo Ohta  
3rd Author's Affiliation University of Electro-Commuinications (Univ. of Electro-Comm.)
4th Author's Name Takeshi Shimoyama  
4th Author's Affiliation FUJITSU Limited (FUJITSU Lab.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-07-22 14:15:00 
Presentation Time 25 minutes 
Registration for ISEC 
Paper # ISEC2005-57 
Volume (vol) vol.105 
Number (no) no.194 
Page pp.101-107 
#Pages
Date of Issue 2005-07-15 (ISEC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan