IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-06-27 14:55
A Hardware Oriented Design for Weighted Median Filters. (口頭発表)
Anitha govindarajan (Post graduate student)
Abstract (in Japanese) (See Japanese page) 
(in English) Median and rank order filters are very important types of filters in image processing well known for their ability in removing impulse noise and preserving the edges of the image. The computational power of Digital Signal Processing is growing rapidly due to advances in VLSI technology and processor architectures. It is possible to design high performance hardware filters by using recent VLSI technique. Fast, powerful and efficient hardware design for these filters is very important. In this paper, weighted median filter architecture that has a great potential to be used in image processing is implemented. This architecture is pipelined bit-serial systolic design that provides the real time application requirements .This architecture also includes median filter implementation and is not limited to only weighted-median filter but can be extended to perform adaptive length and recursive weighted median filtering operations.
Keyword (in Japanese) (See Japanese page) 
(in English) comapare and swap unit / median filter / weighted median filter / systolic architecture / / / /  
Reference Info. IEICE Tech. Rep.
Paper #  
Date of Issue  
ISSN  
Download PDF

Conference Information
Committee CAS SIP VLD  
Conference Date 2005-06-27 - 2005-06-28 
Place (in Japanese) (See Japanese page) 
Place (in English) Tohoku University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Signal Processing, LSI, etc. 
Paper Information
Registration To SIP 
Conference Code 2005-06-CAS-SIP-VLD 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Hardware Oriented Design for Weighted Median Filters. (口頭発表) 
Sub Title (in English)  
Keyword(1) comapare and swap unit  
Keyword(2) median filter  
Keyword(3) weighted median filter  
Keyword(4) systolic architecture  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Anitha govindarajan  
1st Author's Affiliation Anna University (Post graduate student)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-06-27 14:55:00 
Presentation Time 25 minutes 
Registration for SIP 
Paper #  
Volume (vol) vol.105 
Number (no)  
Page  
#Pages  
Date of Issue  

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan