Paper Abstract and Keywords |
Presentation |
2005-05-27 14:30
Spread-Spectrum Clock Generator for Serial ATA using Fractional PLL controlled by Delta-Sigma Modulator with Level Shifter Takashi Kawamoto, Masaru Kokubo, Takashi Oshima (Hitachi Ltd), Takayuki Noto, Masato Suzuki, Shigeyuki Suzuki, Takashi Hayasaka, Tomoaki Takahashi, Jun Kasai (Renesas Technology Corp.) Link to ES Tech. Rep. Archives: ICD2005-35 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
The spread spectrum clock generator (SSCG) for Serial ATA with a new architecture is fabricated in a 0.15um CMOS process technology. By using Sigma-Delta modulator with the level shifter and the delay circuit with the feed-forward circuit, the SSCG has the random jitter of 8.1ps and the EMI reduction of 10.0dB due to spread spectrum clocking. In this paper, we show the architecture and the evaluation results of the SSCG using the fractional PLL controlled by Sigma-Delta modulator. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
PLL / Sigma-Delta modulator / Spread-Spectrum / Serial-ATA / EMI / / / |
Reference Info. |
IEICE Tech. Rep., vol. 105, no. 96, ICD2005-35, pp. 39-44, May 2005. |
Paper # |
ICD2005-35 |
Date of Issue |
2005-05-20 (ICD) |
ISSN |
Print edition: ISSN 0913-5685 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
Link to ES Tech. Rep. Archives: ICD2005-35 |
|