IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-01-26 09:30
Preliminary Implementation of Volume Rendering Circuit onto an FPGA-based Visualization Accelerator
Dai Okamura, Masahiro Goshima, Shin-ichiro Mori, Yasuhiko Nakashima, Shinji Tomita (Kyoto Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) This paper introduces an FPGA-based PCIcard for Parallel Visualization of Large Volume Data.In order to implement memory intensive image / vision processing applications, like parallel volume rendering, this card is configured with DVI-D Dual Link Input / Output interfaces and two independent channels of DDR-SDRAM.Then we show our preliminary implementation of a simple volume rendering circuit onto the PCIcard.
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / Graphics / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 104, no. 592, CPSY2004-76, pp. 1-6, Jan. 2005.
Paper # CPSY2004-76 
Date of Issue 2005-01-19 (VLD, CPSY) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Conference Date 2005-01-25 - 2005-01-26 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA and its Application, etc 
Paper Information
Registration To CPSY 
Conference Code 2005-01-CPSY-VLD-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Preliminary Implementation of Volume Rendering Circuit onto an FPGA-based Visualization Accelerator 
Sub Title (in English)  
Keyword(1) FPGA  
Keyword(2) Graphics  
1st Author's Name Dai Okamura  
1st Author's Affiliation Kyoto University (Kyoto Univ.)
2nd Author's Name Masahiro Goshima  
2nd Author's Affiliation Kyoto University (Kyoto Univ.)
3rd Author's Name Shin-ichiro Mori  
3rd Author's Affiliation Kyoto University (Kyoto Univ.)
4th Author's Name Yasuhiko Nakashima  
4th Author's Affiliation Kyoto University (Kyoto Univ.)
5th Author's Name Shinji Tomita  
5th Author's Affiliation Kyoto University (Kyoto Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2005-01-26 09:30:00 
Presentation Time 30 
Registration for CPSY 
Paper # IEICE-VLD2004-110,IEICE-CPSY2004-76 
Volume (vol) IEICE-104 
Number (no) no.590(VLD), no.592(CPSY) 
Page pp.1-6 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2005-01-19,IEICE-CPSY-2005-01-19 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan