IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-01-21 15:30
High-Level Synthesis from Executable Code
Hidenori Ogata, Akio Kitagawa (Kanazawa Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) In this work, we present a technique for automatically generating a synthesizable HDL code from an executable code. The generated hardware can be operated without any logical verification, because an executable code is at the same abstract level as RTL. The generated HDL code is improved on the operation throughput by reducing the clock cycles per a sequence of instructions. We have developed the synthesizer from the executable code for the PIC16F84 micro-controller of Microchip Technology Inc. The operation throughput of the multiplication-modulo unit synthesized by this method is about 11 times greater than that of the software operation on the micro-controller.
Keyword (in Japanese) (See Japanese page) 
(in English) Microprocessor / Executable code / High-level synthesis / VerilogHDL code / / / /  
Reference Info. IEICE Tech. Rep., vol. 104, no. 557, CAS2004-78, pp. 35-40, Jan. 2005.
Paper # CAS2004-78 
Date of Issue 2005-01-14 (CAS) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee CAS  
Conference Date 2005-01-19 - 2005-01-21 
Place (in Japanese) (See Japanese page) 
Place (in English) Kanazawa Univ 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Circuits and System, etc. 
Paper Information
Registration To CAS 
Conference Code 2005-01-CAS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) High-Level Synthesis from Executable Code 
Sub Title (in English)  
Keyword(1) Microprocessor  
Keyword(2) Executable code  
Keyword(3) High-level synthesis  
Keyword(4) VerilogHDL code  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hidenori Ogata  
1st Author's Affiliation Kanazawa University (Kanazawa Univ.)
2nd Author's Name Akio Kitagawa  
2nd Author's Affiliation Kanazawa University (Kanazawa Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-01-21 15:30:00 
Presentation Time 25 minutes 
Registration for CAS 
Paper # CAS2004-78 
Volume (vol) vol.104 
Number (no) no.557 
Page pp.35-40 
#Pages
Date of Issue 2005-01-14 (CAS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan