IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2004-12-16 16:45
A design of architecture and circuit of data-mining processor
Akinori Kanasugi, Masao Ohkura, Mitsuhiro Matsumoto (Tokyo Denki Univ.) Link to ES Tech. Rep. Archives: ICD2004-192
Abstract (in Japanese) (See Japanese page) 
(in English) This paper describes the architecture and circuit of rough set processor. The theory of rough sets has a lot of applications such as data mining, decision support system, machine learning and so on. The software tools are not powerful to solve the solutions of large problem in real time. However, no specific processor has been developed. Therefore, the authors have been developing a rough set processor. In this paper, the basic principle, architecture and circuit are described in detail.
Keyword (in Japanese) (See Japanese page) 
(in English) Rough sets / Processor / Architecture / / / / /  
Reference Info. IEICE Tech. Rep., vol. 104, no. 521, ICD2004-192, pp. 55-58, Dec. 2004.
Paper # ICD2004-192 
Date of Issue 2004-12-09 (ICD) 
ISSN Print edition: ISSN 0913-5685
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF Link to ES Tech. Rep. Archives: ICD2004-192

Conference Information
Committee ICD  
Conference Date 2004-12-16 - 2004-12-17 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ICD 
Conference Code 2004-12-ICD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A design of architecture and circuit of data-mining processor 
Sub Title (in English)  
Keyword(1) Rough sets  
Keyword(2) Processor  
Keyword(3) Architecture  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Akinori Kanasugi  
1st Author's Affiliation Tokyo Denki University (Tokyo Denki Univ.)
2nd Author's Name Masao Ohkura  
2nd Author's Affiliation Tokyo Denki University (Tokyo Denki Univ.)
3rd Author's Name Mitsuhiro Matsumoto  
3rd Author's Affiliation Tokyo Denki University (Tokyo Denki Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2004-12-16 16:45:00 
Presentation Time 30 minutes 
Registration for ICD 
Paper # ICD2004-192 
Volume (vol) vol.104 
Number (no) no.521 
Page pp.55-58 
#Pages
Date of Issue 2004-12-09 (ICD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan