IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2004-10-22 13:00
SoC debug architecture and applications
Tomoyuki Kodama, Makoto Saen (Hitachi), Junichi Nishimoto (Renesas), Fumio Arakawa (Hitachi) Link to ES Tech. Rep. Archives: ICD2004-127
Abstract (in Japanese) (See Japanese page) 
(in English) Debugging tools analyzing CPU core mainly are inadequacy for latest SoC, which have many IPs. Especially debugging tools with real time operations or system performance analysis techniques for optimization are indicated. Therefor we develop techniques to coexistence between debug and real time operations and to modularize circuits for performance analysis.
Keyword (in Japanese) (See Japanese page) 
(in English) Debug / Real time operation / Performance optimization / / / / /  
Reference Info. IEICE Tech. Rep., vol. 104, no. 366, ICD2004-127, pp. 37-42, Oct. 2004.
Paper # ICD2004-127 
Date of Issue 2004-10-15 (SIP, ICD, IE) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (No. 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF Link to ES Tech. Rep. Archives: ICD2004-127

Conference Information
Conference Date 2004-10-21 - 2004-10-22 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ICD 
Conference Code 2004-10-IE-SIP-ICD-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) SoC debug architecture and applications 
Sub Title (in English)  
Keyword(1) Debug  
Keyword(2) Real time operation  
Keyword(3) Performance optimization  
1st Author's Name Tomoyuki Kodama  
1st Author's Affiliation Hitachi,Ltd., (Hitachi)
2nd Author's Name Makoto Saen  
2nd Author's Affiliation Hitachi,Ltd., (Hitachi)
3rd Author's Name Junichi Nishimoto  
3rd Author's Affiliation Renesas Technology Corp., (Renesas)
4th Author's Name Fumio Arakawa  
4th Author's Affiliation Hitachi,Ltd., (Hitachi)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2004-10-22 13:00:00 
Presentation Time 25 
Registration for ICD 
Paper # IEICE-SIP2004-95,IEICE-ICD2004-127,IEICE-IE2004-71 
Volume (vol) IEICE-104 
Number (no) no.364(SIP), no.366(ICD), no.368(IE) 
Page pp.37-42 
#Pages IEICE-6 
Date of Issue IEICE-SIP-2004-10-15,IEICE-ICD-2004-10-15,IEICE-IE-2004-10-15 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan