

Special Section on Analog Circuits and Their Application Technologies

The IEICE Transactions on Electronics announces a forthcoming Special Section on Analog Circuits and Their Application Technologies to be published in **October 2026**.

The rapid progress of IoT, AI, 5G and quantum computer demands the evolution of integrated circuits in the fields such as wireless/wireline communication, sensing systems, signal processing, power management and cryo-CMOS, where analog circuits have been playing a crucial role. Analog circuits with high performance and enhanced functionality as well as low power and low cost are challenging to design but strongly demanded for next-generation applications. In addition to pure analog techniques, the scope of this special section includes fundamental issues such as co-design of analog/digital circuits, analog circuits in SoCs, analog circuit design for manufacturability (DFM) and testability (DFT), device modeling techniques, and hardware security. Also, the papers without either chip implementation or measurement results are welcome.

Authors working in this area are invited to submit original research papers on topics, which include, but are not limited to:

- Circuit techniques for wireless/wired/optical communication systems
- RF circuits and broadband circuits
- Low-power/low-voltage circuits
- High-speed/high-precision ADCs and DACs
- Amplifiers, oscillators, PLLs, voltage references, and power management circuits
- Analog/RF integration techniques for SoCs
- Assembly related topics (electronic packaging, SiP, module, EMC, supply noise, ground noise, digital noise, etc.)
- Mixed-signal integration applications (RFID, storage devices, tuners, automotive, sensor and MEMS interfaces, biomedicine and healthcare, etc.)
- Analog techniques for high performance (high frequency ESD structures, power supply circuits, etc.)
- Device modeling techniques
- Device technologies for analog circuits (CMOS, BiCMOS, compound semiconductor, MEMS, etc.)
- Design for manufacturability (DFM) and/or testability (DFT) of analog circuits
- Hardware security

Theoretical papers which do not include chip implementation and its measurement results are also welcome. **The deadline for submission is extended to November 1, 2025.** This special section will accept only PAPERS and BRIEF PAPERS by electronic submission. Prospective authors are requested to carefully follow the submission process described below. Submit a paper using the IEICE Web site

https://review.ieice.org/regist/regist_baseinfo_e.aspx. Authors should choose the [Special-CT] Analog Circuits and Their Application Technologies as the "Journal/ Section" on the online screen. Do not choose [Regular-EC].

Inquiries:

Daisuke Kanemoto, The University of Osaka

Email: dkanemoto@eei.eng.osaka-u.ac.jp

It is recommended that PAPER be within eight pages in length. The maximum number of pages for the initial submission of a BRIEF PAPER must be 4. Manuscripts should be prepared according to the "Information for Authors," the latest version of which is available at: https://www.ieice.org/eng/shiori/mokuji_es.html.

Special Section Editorial Committee

Guest Editor-in-Chief: Akira Tsuchiya (University of Siga Prefecture)

Guest Editors: Daisuke Kanemoto (Univ. of Osaka), Takeshi Kuboki (Hiroshima Univ.)

Guest Associate Editors: Shiho Hagiwara (TSMC Design Technology Japan), Hiroyuki Ito (Inst. of Science Tokyo), Toshiaki Ono (Sony Semiconductor Solutions), Tohru Kaneko (Asahi Kasei Microdevices), Nobukazu Takai (Kyoto Inst. of Technology), Satoshi Takaya (Toshiba), Katsuhiko Hanzawa (Sony Semiconductor Solutions), Ryuichi Fujimoto (Kioxia), Takuji Miki (Kobe Univ.), Masaya Miyahara (KEK), Cosy Muto (Nagasaki Univ.), Keita Yasutomi (Shizuoka Univ.), Masahiro Sasaki (Shibaura Inst. of Technology)

[IMPORTANT NOTICE]

- * Authors must agree to the "Copyright Transfer, Article Processing Charge Agreement, Notices from the IEICE, and Privacy Policy" via electronic submission.
- * Upon accepted for publication, all authors, including authors of invited papers, should pay the page charges covering partial the cost of publication around March 2026. If payment is not completed by 15 April 2026, your manuscript will be handled as rejection.
- * The accepted papers will be published online soon on the web site of Transactions Online after the payment of page charges has been completed. For detailed information, please visit https://www.ieice.org/eng/shiori/page2_es.html#8

Call for Papers

- * If there are non-members among the authors, we recommend that the authors take this opportunity to join the IEICE. For detailed information on the IEICE Membership Application, please visit the webpage, https://www.ieice.org/eng_r/join/individual_member.html .
If all authors are non-members, the article processing charge for non-members will be applied, except for invited papers.
- * IEICE Trans. on Electronics requires authors to cite 30 or more references for full paper and 15 or more references for brief paper.
- * All papers published in or after August 2023 issue are opened to all readers in the world through J-STAGE.
- * IEICE has begun a multilingual (16 languages) translation trial of IEICE Transactions Online in April 2024. Please visit https://www.ieice.org/eng/s_issue/cfp/triale.pdf for details.