Call for Papers

Special Section on Solid-State Circuit Design
— Architecture, Circuit, Device and Design Methodology

The IEICE (Institute of Electronics, Information and Communication Engineers) Transactions on Electronics announces a forthcoming special section on "Solid-State Circuit Design —Architecture, Circuit, Device and Design Methodology" to be published in July 2024.

Thanks to the continuous advancement in CMOS device scaling, the number of transistors on a VLSI chip has been ever increasing. It is reaching the level of 10 giga transistors on a single chip, the equivalent of the total number of neurons in the human brain. This would certainly provide us a great opportunity for new applications and information processing. Meanwhile, the demands for advanced circuit and design techniques for coping with leakage current and process variation are increasing. Recent SoCs integrate SRAM and analog circuits, and hence memory and analog circuits for low-voltage operation are expected. With these backgrounds, in order to continue growth of VLSI, the development of new applications and architectures as well as new circuit and design technologies is essential. The purpose of this Special Section is to explore and stimulate original researches related to the subjects. The papers are solicited from prospective authors interested in the related fields.

1. Scope
   Possible topics include, but are not limited to:
   - VLSI Architecture
   - 3D Integrated Circuit
   - SoC
   - Memory Circuit
   - Digital Circuit
   - Analog Circuit
   - Interface Circuit
   - Design Methodology
   - Low Power Technology
   - Packaging Technology
   - Reliability
   - High yield

2. Submission Instructions
   The deadline for submission is July 15, 2023 (Japan Standard Time). Types of manuscripts for this Special Section are only PAPER and BRIEF PAPER. Manuscripts should be prepared according to the guidelines indicated in the Information for Authors; https://www.ieice.org/eng/shiori/mokuji_es.html. This special section will accept only papers by electronic submission. Prospective authors are requested to follow carefully the submission process described below.
   Submit a paper and transfer copyright of the paper using the IEICE Web site https://review.ieice.org/regist/regist_baseinfo_e.aspx. Authors should choose [Special-CD] Solid-State Circuit Design –Architecture, Circuit, Device and Design Methodology as a "Journal/Section" on the online screen. Do not choose [Regular-EC].

3. Inquiries:
   Kiichi Niitsu, Graduate School of Informatics, Kyoto university
   Tel: + 81-75-753-3394, Email: niitsu@i.kyoto-u.ac.jp

4. Special Section Editorial Committee
   Guest Editor-in-Chief: Makoto Ikeda (The Univ. of Tokyo)
   Guest Editor: Kiichi Niitsu (Kyoto Univ.)
   Guest Associate Editors: Ryo Ishikawa (The Univ. of Electro-Communications), Daisuke Kanemoto (Osaka Univ.), Atsutake Kosuge (The Univ. of Tokyo), Yusuhiko Taito (Renesas Electronics), Shinichi Nishizawa (Waseda Univ.), Yoshikazu Furuta (MIRISE Technologies Corp.), Ken'ichi Hosoya (Hiroshima Inst. of Tech.), Yusuke Wachi (Hitachi, Ltd.), Shiho Hagiwara (Fujitsu, Ltd.)

[IMPORTANT NOTICE]
* Authors must agree to the "Copyright Transfer, Article Processing Charge Agreement, Notices from the IEICE, and Privacy Policy" via electronic submission.
* Upon accepted for publication, all authors, including authors of invited papers, should pay the page charges covering partial the cost of publication around December 2023. If payment is not completed by 15 January 2024, your manuscript will be handled as rejection.
* The accepted papers will be published online soon on the web site of Transactions Online after the payment of page charges has been completed. For detailed information, please visit https://www.ieice.org/eng/shiori/page2_es.html/8
* If there are non-members among the authors, we recommend that the authors take this opportunity to join the IEICE. For detailed information on the IEICE Membership Application, please visit the web-page; https://www.ieice.org/eng_r/join/individual_member.html.
  If all authors are non-members, the article processing charge for non-members will be applied, except for invited papers.
* IEICE Transactions on Electronics requires authors to cite 30 or more references for full paper and 15 or more references for brief paper.
*All papers published in or after August 2023 issue of the IEICE Transactions on Electronics are opened to all readers in the world through J-STAGE.