This “Special Section on Circuits and Systems” is organized as a special section of the IEICE Transactions A (issued in January 2024), IEICE Engineering Sciences Society (ESS), System and Signal Processing Subsociety [composed of the Chair: Horoshi Kamabe and Technical Committees on Circuits and Systems (CAS) (Chair: Yoshinobu Maeda), Signal Processing (SIP) (Chair: Toshihisa Tanaka), VLSI Design (VLD) (Chair: Namiko Ikeda), and Mathematical Systems Science and its Applications (MSS) (Chair: Atsuo Ozaki)] held this year’s “Circuits and Systems Workshop” in August 2022. This workshop is held once every year with this year being the 35rd. It has become an established workshop among researchers and engineers in related fields. Nowadays, a lot of papers are presented and vigorous discussions are conducted. In addition to the high-quality papers presented in this workshop, by accumulating the results of the latest research from various fields, this Special Section aims to contribute to the further advancement of relevant fields. We cordially invite you to submit original papers associated with the following topics.

**Topics of Interest**

within the scope of this special section include the following areas:

**Circuits and Numerical Analysis** (Circuit Theory, Modeling/Simulation, Filters, Analog/Digital Circuits, A/D and D/A Converters, Applications of Electronic Circuits, Neural Networks, Control Theory, Power Devices and Management Systems, Connectivity, Memory, Co-design of MEMS and Circuits, IoT, Sensor Circuits)


**VLSI Design Technology** (Design environments and tools, Embedded system, Reconfigurable system, Multi/Many core design, Software/Hardware co-design, System level design, IP-based design, High-level synthesis, Logic synthesis/verification, Layout design/verification, 3-D-IC, Analog CAD, Timing analysis, Testing/Diagnosis, Low power design, Approximate Computing, Stochastic Computing, Analog Computing, Reliable design, Hardware security, Design for Manufacturability, Lithography CAD, Biochip design, Case studies of VLSI design)

**System Theory** (Graph/Network Theory, Discrete Optimization, Algorithm Theory, Software Specification, Formal Methods, Petri Net and Discrete Event Systems, Hybrid Dynamical Systems, Scheduling, Parallel/Concurrent/Distributed Processing, Distributed Cooperative Systems, Systems Biology, Theory and Application of Machine Learning, Process Mining)

**Writing and Handling Instructions**

Writing instructions and reviewing criteria are the same as those for standard papers. The number of pages is basically limited to eight pages for a paper, two pages (maximum of four pages) for a letter. Please beware that letters exceeding four pages will not be accepted. For more details, please see the following “Information for Authors”:

[https://www.ieice.org/eng/shiori/mokuji_ess.html](https://www.ieice.org/eng/shiori/mokuji_ess.html)

In this special section, papers and letters deviating from the standard format and exceeding the standard number of pages may be rejected. The resubmission period after the 1st review may be shortened (usually 60 days).

Please note that, when papers and letters are accepted, the authors are should pay the page charges covering partial cost of publication around July, 2022. If payment is not completed by 15 July, 2022, your manuscript will be handled as rejection.

If there are non-members among the authors, we recommend that the authors take this opportunity to join the IEICE. For detailed information on the IEICE Membership Application, please visit the web-page:

[https://www.ieice.org/eng_r/join/individual_member.html](https://www.ieice.org/eng_r/join/individual_member.html)

If all authors are non-members, the article processing charge for non-members will be applied, except for invited papers. All papers published in or after October 2022 issue are opened to all readers in the world through J-STAGE.

[https://www.jstage.jst.go.jp/browse/transfun](https://www.jstage.jst.go.jp/browse/transfun)

**Submission of Papers**

Papers should be submitted online. Please access the submission system:

[https://review.ieice.org/regist/regist_baseinfo_e.aspx](https://review.ieice.org/regist/regist_baseinfo_e.aspx)

register author information, and submit the PDF(s) of paper(s) and the original data for editing by **Friday January 20, 2022**. Please make sure that “Circuits and Systems” is selected as the submission destination. During the electronic submission process, we ask the authors to accept the “Copyright Transfer, Article Processing Charge Agreement, Notices from the IEICE, and Privacy Policy”.

Inquiry contact: Masaru Fujieda, OKI Electric Industry Co., Ltd.

Tel & Fax: +81-48-431-5489, E-mail: kws-35paper@mail.ieice.org

**Editorial Committee**

Guest Editor-in-Chief: Eiji Konaka (Meijo Univ.).

Guest Editors: Masaru Fujieda (OKI), Takeshi Matsumoto (Natl. Inst. of Tech., Ishikawa College)

Guest Associate Editors: Yoshi Sasaki(Nihon University), Hideki Kinjo(Okinawa University), Shinnosuke Yamaguchi(Kyushu Institute of Technology), Takashi Matsumoto (Tokyo Univ.), Tomohiko Yano (TSMC Design Technology Japan), Yoshihiro Kaneko (Gifu Univ.), Hiroki Sato (Sony Semiconductor Solutions), Masashi Tawada (Waseda Univ.), Norisato Suga (SIT), Yousuke Sugiuara (Saitama
Univ.), Seisuke Kyochi (Kogakuin Univ.), Norishige Fukushima (NITech), Sayaka Shiota (TMU), Yuya Omori (NTT Device Innovation Center), Yusuke Sakemi (CIT), Simpei Sato (Shinshu Univ.), Kazushi Kawamura (Tokyo Tech), Michihiro Shintani (KIT), Satoshi Komatsu (TDU), Atsushi Kurokawa (Hiromae Univ.), Yuichiro Shibata (Nagasaki Univ.), Kenshu Seto (TCU), Kazuyoshi Takagi (Mie Univ.), Tsuchiya Akira (USP), Nozomu Togawa (Waseda Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Yuichi Nakamura (NEC), Masanori Hashimoto (Kyoto Univ.), Yasushi Yuminaka (Gunma Univ.), Yoshinori Takeuchi (Kindai Univ.), Hiroshi Saito (UoA), Shigetoshi Nakatake (Univ. of Kitakyushu), Ryosuke Adachi (Yamaguchi Univ.), Kenji Kimura (ISU), Takafumi Kanazawa (Setsunan Univ.), Tatsushi Yamasaki (Setsunan Univ.), Tetsutaro Yamada (Mitsubishi Electric)