— Call for Papers, Special Section on Circuits and Systems (Transactions A) —

Special Section Editorial Committee

This "Special Section on Circuits and Systems" is organized as a special section of the IEICE Transactions A (issued in November 2021). IEICE Engineering Sciences Society (ESS), System and Signal Processing Subsociety [composed of the Chair: Shogo Muramatsu and Technical Committees on Circuits and Systems (CAS) (Chair: Yasuhiro Takashima), Signal Processing (SIP) (Chair: Kazunori Hayashi), VLSI Design (VLD) (Chair: Daisuke Fukuda), and Mathematical Systems Science and its Applications (MSS) (Chair: Shigemasa Takai)] will hold this year's "Circuits and Systems Workshop" in August 2020. This workshop is held once every year with this year being the 33rd. It has become an established workshop among researchers and engineers in related fields. Nowadays, a lot of papers are presented and vigorous discussions are conducted. In addition to the high-quality papers presented in this workshop, by accumulating the results of the latest research from various fields, this Special Section aims to contribute to the further advancement of relevant fields. We cordially invite you to submit original papers associated with the following topics.

Topics of Interest

within the scope of this special section include the following areas:

- Circuits and Numerical Analysis (Circuit Theory, Modeling/Simulation, Filters, Analog/Digital Circuits, A/D and D/A Converters, Applications of Electronic Circuits, Neural Networks, Systems and Control, Power Devices and Management Systems, Communication Systems, Co-design of MEMS and Circuits, IoT, Sensor Circuits, Energy Harvester)
- **Digital Signal Processing** (Basic Signal Processing, Digital Filter Design, Adaptive Signal Processing, Non-linear Signal Processing, Speech/Acoustic Signal Processing, Image/Video Processing, Radar Signal Processing, Signal Processing for Communications, System Realization Technology, Security Technology, Biomedical Signal Processing, Practical Technologies of Signal Processing)
- VLSI Design Technology (Design environments and tools, Embedded system, Reconfigurable system, Multi/Many core design, Software/Hardware co-design, System level design, IP-based design, High-level synthesis, Logic synthesis/verification, Layout design/verification, 3D-IC, Analog CAD, Timing analysis, Testing/Diagnosis, Low power design, Approximate Computing, Stochastic Computing, Analog Computing, Reliable design, Hardware security, Design for Manufacturability, Lithography CAD, Biochip design, Case studies of VLSI design)
- **System Theory** (Graph/Network Theory, Mathematical Optimization, Algorithm Theory, Petri Net and Discrete Event Systems, Hybrid Systems, Parallel/Concurrent/Distributed Processing, Systems Biology, Formal Specification, Scheduling, Theory and Application of Machine Learning, Case Studies of System Development)

Writing and Handling Instructions

Writing instructions and reviewing criteria are the same as those for standard papers. The number of pages is basically limited to **eight** pages for a paper, **two** pages for a letter. For more details, please see the following "Information for Authors":

http://www.ieice.org/eng/shiori/mokuji ess.html.

In this special section, papers and letters deviating from the standard format may be rejected. The resubmission period after the 1st review may be shortened (usually 60 days). At the time of submission, at least one of the authors must be a member of the IEICE. Please note that, when papers and letters are accepted, the authors are should pay the page charges covering partial cost of publication by 15th May, 2021. If payment is not completed by the deadline, your manuscript will be handled as rejection.

Submission of Papers

Papers should be submitted online. Please access the submission system:

https://review.ieice.org/regist/regist baseinfo e.aspx,

register author information, and submit the PDF(s) of paper(s) and the original data for editing by **Friday November 13, 2020**. Please make sure that " [Special-KE] Circuits and Systems" is selected as the submission destination. During the electronic submission process, we ask the authors to accept the "Copyright Transfer and Page Charge Agreement".

Inquiry contact: Hiroshi Mochizuki (Nihon Univ.).

Tel & Fax: +81-47-469-5712, E-mail: mochiduki.hiroshi@nihon-u.ac.jp

Editorial Committee

Guest Editor-in-Chief: Yukihide Kohira (Univ. of Aizu).

Guest Editors: Hiroshi Mochizuki (Nihon Univ.), Takeshi Matsumoto (Natl. Inst. of Tech., Ishikawa College)

Guest Associate Editors: Youhua Shi (Waseda Univ.), Tatsuya Yokota (Nagoya Inst. of Tech.), Yutaka Masuda (Nagoya Univ.), Manabu Sugii (Yamaguchi Univ.), Takahide Sato (Univ. of Yamanashi), Toshihiro Tachibana (Shonan Inst. of Tech.), Motoi Yamaguchi (TechnoPro), Shinya Terada (Natl. Inst. of Tech., Kumamoto College), Nobuaki Kobayashi (Nihon Univ.), Yutaka Kamamoto (NTT), Seisuke Kyochi (Univ. of Kitakyushu), Nakamasa Inoue (Tokyo Inst. of Tech.), Masayoshi Nakamoto (Hiroshima Univ.), Takashi Yoshida (Tokyo Metropolitan College of Industrial Tech.), Daichi Kitahara (Ritsumeikan Univ.), Kenichi Okada (Tokyo Inst. of Tech.), Atsushi Kurokawa (Hirosaki Univ.), Satoshi Komatsu (Tokyo Denki Univ.), Yuichiro Shibata (Nagasaki Univ.), Kenshu Seto (Tokyo City Univ.), Kazuyoshi Takagi (Mie Univ.), Nozomu Togawa (Waseda Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Shigetoshi Nakatake (Univ. of Kitakyushu), Yuichi Nakamura (NEC), Masanori Hashimoto (Osaka Univ.), Toshiyuki Ichiba (Fujitsu Lab.), Yasushi Yuminaka (Gunma Univ.), Masashi Tawada (Waseda Univ.), Michihiro Shintani (NAIST), Yuta Ukon (NTT), Yusuke Sakemi (NEC), Shimpei Sato (Tokyo Inst. of Tech.), Yoichi Tomioka (Univ. of Aizu), Koichi Kobayashi (Hokkaido Univ.), Naoki Hayashi (Osaka Univ.), Tetsutaro Yamada (Mitsubishi Electric), Daiki Suehiro (Kyushu Univ.), Tomoyuki Yokogawa (Okayama Pref. Univ.).