This “Special Section on Circuits and Systems” is organized as a special section of the IEICE Transactions A (issued in September 2020), IEICE Engineering Sciences Society (ESS), System and Signal Processing Subsociety [composed of the Chair: Yusuke Matsunaga and Technical Committees on Circuits and Systems (CAS) (Chair: Taizo Yamawaki), Signal Processing (SIP) (Chair: Naoyuki Aikawa), VLSI Design Technologies (VLD) (Chair: Nozomu Togawa) and Mathematical Systems Science and its Applications (MSS) (Chair: Shigemasa Takai)] will hold this year’s “Circuits and Systems Workshop” in August 2019. This workshop is held once every year with this year being the 32nd. It has become an established workshop among researchers and engineers in related fields. Nowadays, a lot of papers are presented and vigorous discussions are conducted. In addition to the high-quality papers presented in this workshop, by accumulating the results of the latest research from various fields, this Special Section aims to contribute to the further advancement of relevant fields. We cordially invite you to submit original papers associated with the following topics.

**Topics of Interest**

within the scope of this special section include the following areas:


**VLSI Design Technologies** (Design environments and tools, Embedded system, Reconfigurable system, Multi/Many core design, Software/Hardware co-design, System level design, IP-based design, High-level synthesis, Logic synthesis/verification, Layout design/verification, 3D-IC, Analog CAD, Timing analysis, Testing/Diagnosis, Low power design, Approximate Computing, Stochastic Computing, Reliable design, Hardware security, Design for Manufacturability, Lithography CAD, Biochip design, Case studies of VLSI design)

**System Theory** (Graph/Network Theory, Discrete Optimization, Algorithm Theory, Software Specification, Formal Methods, Petri Net and Discrete Event Systems, Hybrid Dynamical Systems, Scheduling, Parallel/Concurrent/Distributed Processing, Distributed Cooperative Systems, Systems Biology, Theory and Application of Machine Learning, Case Studies of System Development)

**Writing and Handling Instructions**

Writing instructions and reviewing criteria are the same as those for standard papers. The number of pages is basically limited to eight pages for a paper, two pages (maximum of four pages) for a letter. Please beware that letters exceeding four pages will not be accepted. For more details, please see the following “Information for Authors”:

https://www.ieice.org/eng/shiori/mokuji_ess.html

In this special section, papers and letters deviating from the standard format and exceeding the standard number of pages may be rejected. The resubmission period after the 1st review may be shortened (usually 60 days). At the time of submission, at least one of the authors must be a member of the IEICE.

Please note that, when papers and letters are accepted, the authors are should pay the page charges covering partial cost of publication around May, 2020. If payment is not completed by 25th May, 2020, your manuscript will be handled as rejection.

**Submission of Papers**

Papers should be submitted online. Please access the submission system:

https://review.ieice.org/regist_e.aspx

register author information, and submit the PDF(s) of paper(s) and the original data for editing by Friday November 15, 2019. Please make sure that “Circuits and Systems” is selected as the submission destination. During the electronic submission process, we ask the authors to accept the “Copyright Transfer and Page Charge Agreement”.

Inquiry contact: Takeshi Matsumoto (National Institute of Technology, Ishikawa College)
Tel: +81-76-288-8134 E-mail: matsumoto@ishikawa-nct.ac.jp
Editorial Committee
Guest Editor-in-Chief: Kenji Suyama (Tokyo Denki Univ.)
Guest Editors: Takeshi Matsumoto (Natl. Inst. of Tech., Ishikawa College), Takashi Matsumoto (Univ. of Tokyo)
Guest Associate Editors:
- Tomohiro Takahashi (Tokai Univ.), Masaki Nakamura (Toyama Pref. Univ.), Masao Yamagishi (Tokyo Inst. of Tech.), Seiji Okamoto (Socionext), Motoi Yamaguchi (Renesas Electronics), Yasuhiro Takashima (Univ. of Kitakyushu), Satoshi Tanaka (Murata Manufacturing), Yohei Nakamura (Hitachi), Shunsuke Yamaki (Tohoku Univ.), Yosuke Sugiura (Saitama Univ.), Yutaka Kamamoto (NTT), Marie Katsurai (Doshisha Univ.), Taizo Suzuki (Univ. of Tsukuba), Masayuki Hiromoto (Fujitsu Lab.), Yusuke Sakemi (NEC), Masashi Tawada (Waseda Univ.), Yuta Ukon (NTT), Yoichi Tomioka (Univ. of Aizu), Toshiyuki Ichiba (Fujitsu Lab.), Shimpei Sato (Tokyo Inst. of Tech.), Ryo Kadoi (Hitachi), Makoto Ikeda (Univ. of Tokyo), Tohru Ishihara (Nagoya Univ.), Kazuhito Ito (Saitama Univ.), Toshiki Kanamoto (Hirosaki Univ.), Shinji Kimura (Waseda Univ.), Yukihide Kohira (Univ. of Aizu), Tian Song (Tokushima Univ.), Takashi Takenaka (NEC), Tetsuya Hirose (Osaka Univ.), Matthieu Parizy (Fujitsu Lab.), Yukio Mitsuyama (Kochi Univ. of Tech.), Shin-ichi Minato (Kyoto Univ.), Kousuke Miyaji (Shinshu Univ.), Shigeru Yamashita (Ritsumeikan Univ.), Hiroyuki Yotsuyanagi (Tokushima Univ.), Takayuki Watanabe (Univ. of Shizuoka), Yukinori Tonosaki (Aisin Seiki), Yukiko Yamauchi (Kyushu Univ.), Koichi Kobayashi (Hokkaido Univ.), Naoki Hayashi (Osaka Univ.), Shoichi Kitamura (Mitsubishi Electric), Mitsuru Nakata (Yamaguchi Univ.)