The IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences announces a forthcoming Special Section on VLSI Design and CAD Algorithms to be published in December 2020.

The objective of the special section is to discuss new theoretical or practical developments and techniques in VLSI design and CAD algorithms. The special section solicits paper submission from anyone in this field, and especially from people who present papers at ASP-DAC 2020. The authors working in this area are strongly encouraged to submit original research papers on the topics which include, but are not limited to, the following areas:

- VLSI design methodology
- Logic synthesis
- Simulation (device, process, circuit, logic, high-level, etc.)
- Floor-planning and placement
- Routing
- Analog circuit design
- VLSI architecture
- Low power design
- Test pattern generation
- Analog circuit design
- Co-design
- Formal verification
- Design for testability
- High-level synthesis
- Layout verification
- System level design

Notes for Authors:

All manuscripts should be prepared according to the “Information for Authors” which is available in https://www.ieice.org/eng/shiori/mokuji_ess.html. It is recommended that the lengths of a paper and a letter for this special section are within 8 and 2 printed pages, respectively. For the submission, at least one author of each paper must be a member of the IEICE.

This special section will accept papers only by electronic submission. Prospective authors are requested to follow carefully the submission process described below.

- Submit a complete paper and electronic files (Word/TeX files, figures, authors’ photos and biography) for publishing using the IEICE Web site https://review.ieice.org/regist/regist_baseinfo_e.aspx. Authors should choose the “[Special-VL] VLSI Design and CAD Algorithms” as a “Journal/Section” on the online screen. Do not choose “[Regular-EA]”. See details on https://www.ieice.org/eng/shiori/mokuji_ess.html.

The manuscript will undergo the standard review process of the IEICE Transactions on Fundamentals.

* Authors must agree to the "Copyright Transfer and Page Charge Agreement" via electronic submission.

Deadline of Submission:

March 11, 2020  Extended to March 16, 2020

Further Information:

Prof. Hiroyuki Tomiyama
College of Science and Engineering, Ritsumeikan University
Phone/Fax: +81-77-561-4928
E-mail: ht@fc.ritsumei.ac.jp

Guest Editor-in-Chief: Noriyuki Minegishi (Mitsubishi Electric Corp.)
Guest Editors: Shinpei Sato (Tokyo Inst. of Tech.), Hiroyuki Tomiyama (Ritsumeikan Univ.)

Guest Associate Editors:

Hiromitsu Awano (Osaka Univ.), Makoto Ikeda (Univ. of Tokyo), Tohru Ishihara (Nagoya Univ.), Kazuhiro Ito (Saitama Univ.), Kenichi Okada (Tokyo Inst. of Tech.), Toshiki Kanamoto (Hirosaki Univ.), Shinji Kimura (Waseda Univ.), Atsushi Kurokawa (Hirosaki Univ.), Satoshi Komatsu (Tokyo Denki Univ.), Hiroshi Saito (Univ. of Aizu), Yuichi Shibata (Osaka Univ.), Kenji Seto (Tokyo City Univ.), Tian Song (Tokushima Univ.), Kazuyoshi Takagi (Mie Univ.), Takashi Takenaka (NEC), Qian Zhao (Kyushu Inst. of Tech.), Nozomu Togawa (Waseda Univ.), Shigetoshi Nakatake (Univ. of Kitakyushu), Yuichi Nakamura (NEC), Masanori Hashimoto (Osaka Univ.), Hiroyuki Higuchi (Fujitsu Lab.), Tetsuya Hirose (Osaka Univ.), Matthieu Parizy (Fujitsu Lab.), Takeshi Matsumoto (Ishikawa Nat’l Coll. of Tech.), Yukio Miura (Tokyo Metropolitan Univ.), Yukio Mitsuyama (Kochi Univ. of Tech.), Shin-ichi Minato (Kyoto Univ.), Kousoke Miyaji (Shinshu Univ.), Shigeru Yamashita (Ritsumeikan Univ.), Yasushi Yominaka (Gunma Univ.), Masaya Yoshikawa (Meijo Univ.), Hiroyuki Yotsubayangi (Tokushima Univ.), Takayuki Watanabe (Univ. of Shizuoka)

Please note that if the manuscript is accepted for publication, all authors should pay the page charges covering partial cost of publication. If the payment is not completed by September 15, 2020, your manuscript will be handled as rejection.