Integrated Common-mode-noise Reduction Technique for LSI/PCB
Takanori Uno, Kouji Ichikawa, Hiroshi Mizuno
Yuichi Mabuchi, Atsushi Nakamura

© 2009 IEICE

Abstract — A study was conducted on common-mode noise which is generated in the large-scale-integrated circuit (LSI) of an in-vehicle electronic device and flows through the printed circuit board (PCB) to the wiring harnesses. For a model circuit comprising an LSI, PCB and wiring harnesses, the model equation was solved to verify that common-mode noise in the wiring harnesses can be minimized by cancelling the unbalanced impedance of the LSI with respect to the ground plane using the impedances on the PCB. Test boards were fabricated, each containing a microprocessor adopted in actual electronic products, and experimental evaluation was conducted on these test boards to verify the effectiveness of this technique in reducing common-mode noise.

I. INTRODUCTION

Vehicles on the market today are each equipped with dozens of electronic devices to provide various functions to users. Many of these devices (including sensors and actuators) are interconnected via wiring harnesses. The total length of wiring harnesses per vehicle reaches several kilometers. Many signals are transmitted between these electronic devices, and some of these signals become noise affecting other devices. Under such circumstances, the importance of electromagnetic compatibility (EMC) of in-vehicle electronic devices has been increasing year by year. Development of an efficient noise-reduction technique is being awaited to ensure EMC.

II. PROBLEMS WITH THE CONVENTIONAL TECHNIQUE

The common-mode-noise occurrence mechanism and reduction method have been studied and reported by several researchers.[1]-[4] We also conducted studies on these topics in the past using an evaluation system of an in-vehicle electronic device that comprised an electronic control unit (ECU) and wiring harnesses with no direct contact with the ground plane, to demonstrate that common-mode noise flowing in the wiring harnesses is the major cause of radiated noise and that the common-mode noise current can be minimized by adjusting the pattern and component impedances on the PCB.[5] Fig. 1 shows the model circuit used in our study. Expression 1 and 2 is a model equation for the noise-reduction condition.

Fig. 1 Current model circuit

\[
\Delta V = Z_{\text{source}} \left( \frac{Z_{\text{source}}}{Z_{\text{source}} + Z_{\text{external}}} \right) Z_{\text{harness}} \quad I_{\text{source}} = \frac{\Delta V}{Z_{\text{harness}}} \quad (1)
\]

\[
\frac{Z_{\text{source}}}{Z_{\text{source}} + Z_{\text{external}}} \cdot \frac{Z_{\text{source}}}{Z_{\text{source}} + Z_{\text{external}}} = 0 \quad (2)
\]

The above model equation expresses the power-wiring and ground-wiring impedances on the circuit board using a set of four impedance parameters. The current intensity is therefore constant throughout the board. The bypass capacitance on the board is concentrated at one point of the connector.

The PCB-side external impedance viewed from the LSI of the model circuit increases by the pattern impedance \((Z_{\text{VL}} + Z_{\text{CL}})\) and the board-impedance-adjusting term. This makes it difficult to suppress the impedance within a specified target range when designing an LSI. In addition, since a large number of components are mounted on an actual PCB, the noise transmission route is far more complex than in this model circuit. For these reasons, we have had difficulty in directly applying this model circuit to a PCB design.
With the aim of solving the abovementioned problem, we have decided to correct the model circuit and newly develop a noise-reduction formula for the circuit which is expressed by the term for impedances of the circuit portion from the LSI (noise source) to the bypass capacitor near the LSI, and the term for PCB pattern impedances on the downstream side of the bypass capacitor.

III. COMMON-MODE NOISE IN LSI/PCB

Referring to the circuit diagram of Fig. 2, ZIN represents the internal impedance of the LSI which is a noise source, ZINL, and ZINSL the pattern impedances in the circuit section before the bypass capacitor near the LSI, and ZIVC and ZIGC the respective impedances between these patterns and the ground plane. ZCAP is the impedance of the abovementioned bypass capacitor and of the wiring pattern. The impedances in the circuit section from the bypass capacitor to the PCB connector are expressed by ZPVL, ZPGL, ZPVC and ZPGC.

The common-mode voltage for this circuit, when solved in terms of the difference between the midpoint potential of the connector and the ground-plane potential, is expressed as follows:

$$\Delta V = \frac{Z_{IN} Z_{INL} (Z_{IVC} + Z_{ILG} + Z_{IVL} + Z_{IN})}{\left[\frac{Z_{IN} Z_{INL} Z_{IVC} Z_{ILG} + Z_{IN} Z_{INL} Z_{IVC} Z_{IVL} + Z_{IN} Z_{INL} Z_{ILG} Z_{IVL}}{Z_{IN} Z_{INL}}\right]} - \frac{Z_{IN} Z_{ILG} Z_{ILV} Z_{IVL}}{Z_{IN} Z_{INL}}$$

(3)

Expression 10 below represents the unbalanced impedance of the PCB.

$$\frac{Z_{PSL}}{Z_{INL}} \left( \frac{Z_{PSL}}{Z_{INL}} + \frac{Z_{PGC}}{Z_{INL}} \right)$$

(10)

It is clear from the above expressions that entirely balanced impedance between LSI and PCB is essential to reduce the common-mode noise of the PCB and LSI circuitry as a whole. However, it must be noted here that due to the effect of the bypass capacitor mounted midway in the circuit of the PCB, the impedance-balancing effect is smaller on the PCB board that on the LSI board. In order to balance the impedances in the entire circuitry by cancelling the unbalanced impedance of the LSI by the impedances on the PCB, therefore, it is necessary to adopt larger constants in comparison to the amount of unbalanced impedance of the LSI.

In the above expressions, if the pattern impedance to the connector and the impedance to the ground plane can be represented by inductance and stray capacitance, respectively, and if the impedance of the bypass capacitor is higher than that for the self-resonant frequency of the capacitor and can be represented by the parasitic series inductance "LSSL", i.e., if each of the conditional equations 11 below is satisfied:

$$Z_{IVL} = \frac{1}{j\omega C_{SSL}}$$, $Z_{IVC} = \frac{1}{j\omega C_{SSL}}$, $Z_{ILG} = \frac{1}{j\omega C_{SSL}}$, $Z_{ILC} = \frac{1}{j\omega C_{SSL}}$, $Z_{CAP} = \frac{1}{j\omega C_{SSL}}$

(11)

then Expression 7 can be rewritten as follows:

$$\frac{Z_{PSL} Z_{PGL} Z_{PGC} Z_{PVC} (Z_{PSL} + Z_{PGC} + Z_{PVC})}{\left[\frac{Z_{PSL} Z_{PGL} Z_{PGC} Z_{PVC} + Z_{PSL} Z_{PGL} Z_{PGC} Z_{PVC} + Z_{PSL} Z_{PGL} Z_{PGC} Z_{PVC}}{Z_{PSL} Z_{PGL} Z_{PGC} Z_{PVC}}\right]} + Z_{IN} = Z_{INL}$$

(12)
Here, if the following relational expressions hold:

\[ \omega < \frac{1}{\sqrt{L_pC_p}}, \quad \omega < \frac{1}{\sqrt{L_gC_g}} \]  

and Expression 12 can be simplified as follows:

\[ \frac{(L_pC_p - L_gC_g)}{(L_p + L_g + L_{psl})} \frac{1}{(L_pC_p + L_gC_g - L_{psl})} = 0 \]

in which the parenthesized terms for minimizing the common-mode noise do not include a \( \omega \) term. Therefore, common-mode noise can be reduced over a wide frequency range (in the range in which all of the relational expressions 11, 13 and 15 are satisfied).

**IV. EXPERIMENTAL EVALUATION**

To verify the theoretical expressions mentioned above, we conducted the experiment described in the following. The experiment used an LSI (single-chip microprocessor H8S-2134 manufactured by Renesas Technology Corp.) adopted in actual in-vehicle electronic devices. For the experiment, we fabricated LSI and PCB boards separately. The LSI board included an LSI and the pattern up to the capacitor near the LSI. The PCB constituted the external circuit for the LSI. The LSI board measured 50 mm × 50 mm, and the PCB measured 50 mm × 100 mm (FR-4, double-sided board 1.6 mm in thickness). Fig. 3 shows the external view of these boards.

![Fig. 3 Evaluation PCBs.](image)

The left side is LSI board. The right side is PCB board.

On the LSI board, the power wiring and ground wiring were patterned to the same length and width to prevent a pattern-attribute impedance mismatch. A capacitor (ceramic capacitor 1.6mm×0.8mm in size, with a capacitance of 0.1 \( \mu \)F) was located near the power terminal to ensure that the capacitor would work stably, independent of impedance variation on the PCB.

Four PCBs were fabricated, each having a power-wiring pattern and ground pattern with or without solid pattern. The solid power/ground pattern was 80 mm × 42 mm in size.

For the experiment, additional chip inductors (1.6mm×0.8mm in size, with an inductance of 1nH~330nH) were mounted at the connector of each PCB to adjust the impedances on the PCB using the board impedance and chip-inductor impedance.

Three-dimensional electromagnetic analysis was conducted on the PCB using an Ansoft Q3D extractor to extract pattern impedances. Table 1 shows the result of PCB impedance calculations.

<table>
<thead>
<tr>
<th>Pattern Width</th>
<th>VCC side / GND side</th>
<th>( C_{PV} ) [pF]</th>
<th>( C_{PG} ) [pF]</th>
<th>( L_{PV} ) [nH]</th>
<th>( L_{PG} ) [nH]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Narrow / Narrow</td>
<td>0.916</td>
<td>0.854</td>
<td>38.2</td>
<td>37.8</td>
<td></td>
</tr>
<tr>
<td>Wide / Narrow</td>
<td>2.14</td>
<td>0.641</td>
<td>18.6</td>
<td>55.7</td>
<td></td>
</tr>
<tr>
<td>Narrow / Wide</td>
<td>0.527</td>
<td>2.24</td>
<td>56.1</td>
<td>18.4</td>
<td></td>
</tr>
<tr>
<td>Wide / Wide</td>
<td>1.78</td>
<td>1.69</td>
<td>27.1</td>
<td>27.1</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 4 shows the appearance of the experimental system. The abovementioned package board is connected to a 1,500 mm long wiring harness, and driven with power supplied via the line impedance stabilization network (LISN) which is attached to the other end of the harness to regulate the voltage between 9 V and 5 V. A current probe (Model 94111-1 manufactured by ETS-Lindgren) is positioned at a point 50 mm away from the PCB to measure the common-mode noise at this point using a spectrum analyzer (Model E4407B manufactured by Agilent Technologies).

![Fig. 4 A measurement setup of common-mode current evaluation.](image)

The measuring frequency is set at 32, 64, 96, 128, 192, 224, 256 and 288 MHz, which are even harmonics of the microprocessor clock (16 MHz).

The experiment was conducted first with board No. 1 connected for an LSI board. The common-mode noise current was decreased virtually uniformly with increase in \( L_{PV} \), it was not possible to identify the point at which the common-mode noise would be minimized. This is presumably because the unbalanced impedance of the LSI could not be cancelled by the impedances on the PCB. Based on this result, the experiment was conducted next with board No. 2, which has a larger product of constants (inductance × capacitance) on the power-supply side than on board No. 1. Fig. 5 shows the result.
The result shown in Fig. 5 reveals that board No. 2 provides the smallest common-mode current value at around additional component’s constants of additional $L_{PV} = 33 \text{ nH}$ and additional $L_{PG} = 1 \text{ nH}$. At all measuring frequencies except 32 MHz, the common-mode noise was minimized at around this point. The result at 32 MHz differed from those at other frequencies presumably for the following reason: since the frequency of 32 MHz is close to the resonant frequency of the bypass capacitor, the “$Z_{BP}$” characteristics do not satisfy Expression 11, unlike at other frequencies.

Next, the inductance value of the chip inductor mounted on board No. 2 was added to Table 1, and the impedances on board 2 were calculated using Expression 16 below. Table 2 shows the result.

$$\frac{L_{ESL}}{L_{PV} + L_{PG} + L_{ESR}} (L_{PV}C_{PV} - L_{PG}C_{PG})$$  \hspace{1cm} (16)

<table>
<thead>
<tr>
<th>Add. $L_{PV}$</th>
<th>Add. $L_{PG}$</th>
<th>Average of Noise $32\text{MHz}$ to $288\text{MHz}$</th>
<th>(16)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1nH</td>
<td>330nH</td>
<td>4.70 dBuA</td>
<td>-1.03e-18</td>
</tr>
<tr>
<td>1nH</td>
<td>100nH</td>
<td>3.12 dBuA</td>
<td>0.69e-18</td>
</tr>
<tr>
<td>1nH</td>
<td>33nH</td>
<td>1.54 dBuA</td>
<td>0.32e-18</td>
</tr>
<tr>
<td>1nH</td>
<td>10nH</td>
<td>0.86 dBuA</td>
<td>0.06e-18</td>
</tr>
<tr>
<td>1nH</td>
<td>3.3nH</td>
<td>0.66 dBuA</td>
<td>0.05e-18</td>
</tr>
<tr>
<td>1nH</td>
<td>1nH</td>
<td>-0.16 dBuA</td>
<td>0.11e-18</td>
</tr>
<tr>
<td>3.3nH</td>
<td>1nH</td>
<td>-0.50 dBuA</td>
<td>0.28e-18</td>
</tr>
<tr>
<td>10nH</td>
<td>1nH</td>
<td>-1.61 dBuA</td>
<td>0.61e-18</td>
</tr>
<tr>
<td>33nH</td>
<td>1nH</td>
<td>-4.11 dBuA</td>
<td>1.39e-18</td>
</tr>
<tr>
<td>100nH</td>
<td>1nH</td>
<td>-3.01 dBuA</td>
<td>2.51e-18</td>
</tr>
<tr>
<td>330nH</td>
<td>1nH</td>
<td>3.07 dBuA</td>
<td>3.52e-18</td>
</tr>
</tbody>
</table>

It is clear from this table that the common-mode noise is minimized when the result of calculation with Expression 16 is 1.39e-18. If Expression 16 is satisfied under the conditions at which the common-mode noise is minimized, the amount of unbalanced impedance of the microprocessor package subjected to the present experiment, calculated using Expression 16 below, will be somewhere between -0.61e-18 and -2.51e-18.

It has conventionally been difficult to determine the unbalanced impedance of an LSI board because of difficulty in identifying the current flow route and internal LSI impedance from the outside. It is significant in this regard that the technique described above can be used to determine the effective unbalanced impedance of an LSI board.

As indicated by Expression 7, large unbalanced impedance occurring in the LSI board is difficult to cancel on the PCB since it is difficult for the components and patterns on the PCB to provide sufficiently large constants. To achieve integrated design of LSI and PCB, therefore, it is essential to estimate the unbalanced impedance of the LSI in advance and build a common-mode-noise reduction design into the LSI. In the example employed for the present experiment, the impedance of the LSI board can be balanced if the power-wiring inductance or capacitance of the LSI is increased.

V. CONCLUSION

We studied common-mode noise which is generated in the LSI of an in-vehicle electronic device and flows through the PCB to the wiring harnesses. The model equation for a model circuit was solved to verify that common-mode noise in the wiring harnesses can be minimized by cancelling the unbalanced impedance between the LSI and the ground plane using the impedances on the PCB. Based on this, we have experimentally demonstrated that the unbalanced impedance of an LSI can be determined through inverse calculations if a PCB with known impedance is used. It has also been demonstrated that feedback of this result to the design process of LSI would make it possible to achieve integrated reduction of common-mode noise in the LSI/PCB package.

REFERENCES