IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
DC 2022-12-16
13:10
Yamaguchi
(Primary: On-site, Secondary: Online)
On Improving the Accuracy of LSI Small Delay Fault Diagnosis
Shinnosuke Fujita, Stefan Holst, Xiaoqing Wen (Kyutech) DC2022-72
With today's tight timing margins, increasing manufacturing variation, and the development of nanometer technology, timi... [more] DC2022-72
pp.1-6
AP 2016-01-15
13:40
Tokyo Takushoku University, Hachiouji Campus Antenna Arrangement Suitable for MIMO Full-Duplex -- Experimental Evaluation of Interference Reduction Effect Using Prototype Antenna --
Masakuni Tsunezawa, Naoki Honma, Kazuya Takahashi (Iwate Univ.), Kentaro Murata (NDA), Kentaro Nishimori (Niigata Univ.), Yoshitaka Tsunekawa (Iwate Univ.) AP2015-182
In this report, we discuss an interference reduction technique using a multiple-input multiple-output(MIMO) antenna arra... [more] AP2015-182
pp.83-88
AP 2015-03-20
09:55
Fukui Fukui University, Bunkyou Campus Self-Interference Cancellation Technique for SDD Arrays Using Infinite Ground Plane
Kentaro Murata (NDA), Naoki Honma (Iwate Univ.), Kentaro Nishimori (Niigata Univ.), Hisashi Morishita (NDA) AP2014-216
Recently, a full duplex communication using space division duplex (SDD) method has been proposed. A SDD method enables s... [more] AP2014-216
pp.29-34
SDM 2011-12-16
15:40
Nara NAIST Proposal of Optimized Structure of X-Ray Detectors Reducing Effect of Fixed Charges at SiO2/Si interface
Ryota Okada, Seiji Nishikawa, Hideharu Matsuura (Osaka Electro-Communication Univ.) SDM2011-144
Several regulations for hazardous substances have been enforced due to the increase of awareness of environmental issues... [more] SDM2011-144
pp.65-70
VLD, ICD, DC, IPSJ-SLDM 2005-11-30
16:10
Fukuoka Kitakyushu International Conference Center Logic Synthesis Technique for High Speed Dynamic Logic with Asymmetric Slope Transition
Masao Morimoto, Makoto Nagata (Kobe Univ.), Kazuo Taki
This paper proposes a logic synthesis technique for asymmetric slope differential dynamic logic (ASDDL) circuits. The te... [more] VLD2005-58 ICD2005-153 DC2005-35
pp.25-30
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan