IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 26  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2017-07-26
11:45
Akita Akita Atorion-Building (Akita) Preliminary evaluation of large-scale computer-generated hologram computation time by using multi-GPU cluster
Shinpei Watanabe (Utsunomiya Univ.), Boaz-Jessie Jackin (NICT), Takeshi Ohkawa, Kanemitsu Ootsu, Takashi Yokota, Yoshio Hayasaki, Toyohiko Yatagai, Takanobu Baba (Utsunomiya Univ.) CPSY2017-20
Computer generated hologram (CGH) is a technology for realizing 3D displays. Large-scale CGH has
a merit that it resolv... [more]
CPSY2017-20
pp.25-30
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-24
11:45
Kanagawa Hiyoshi Campus, Keio Univ. Optimization of Fresnel hologram computation on GPU using decomposition method
Shinpei Watanabe (Utsunomiya Univ.), Boaz Jessie Jackin (NICT), Takeshi Ohkawa, Kanemitsu Ootsu, Takashi Yokota, Yoshio Hayasaki, Toyohiko Yatagai, Takanobu Baba (Utsunomiya Univ.) VLD2016-84 CPSY2016-120 RECONF2016-65
Computer generated hologram (CGH) is a hopeful technology for realizing 3D displays. CGH has an advantage that it does n... [more] VLD2016-84 CPSY2016-120 RECONF2016-65
pp.97-102
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-24
13:30
Kanagawa Hiyoshi Campus, Keio Univ. Implementation of Path Profiler Using Loop Block for Dynamic Behavior Analysis of Nested Loops
Yuki Kikuchi, Kanemitsu Ootsu, Takanobu Baba, Takashi Yokota, Takeshi Ohkawa (Utsunomiya Univ.) VLD2016-85 CPSY2016-121 RECONF2016-66
Recently, heterogeneous multi-core processer is spreading. We should exactly understand both static
and dynamic behavio... [more]
VLD2016-85 CPSY2016-121 RECONF2016-66
pp.103-108
CPSY, DC
(Joint)
2014-07-29
15:40
Niigata Toki Messe, Niigata Consideration of 2D-FFT by Decomposition of Large Scale Data on Multi-GPU
Hiroaki Miyata, BoazJessie Jackin, Takeshi Ohkawa, Kanemitsu Ootsu, Takashi Yokota, Yoshio Hayasaki, Toyohiko Yatagai, Takanobu Baba (Utsunomiya Univ.) CPSY2014-27
Acceleration for Fast Fourier Transform (FFT) of large computation is an important issue.
Until today, acceleration fo... [more]
CPSY2014-27
pp.103-108
CPSY, DC
(Joint)
2014-07-30
17:25
Niigata Toki Messe, Niigata Implementation of Path Profiler for Enabling Analysis of Data Dependencies Between Program Execution Paths
Kazuki Ohshima, Kanemitsu Ootsu, Takanobu Baba, Takeshi Ohkawa, Takashi Yokota (Utsunomiya Univ.) CPSY2014-44
In present day, various techniques are required for realizing effective parallel processing according to multi-core proc... [more] CPSY2014-44
pp.203-208
DC, CPSY
(Joint)
2013-08-02
18:00
Fukuoka Kitakyushu-Kokusai-Kaigijyo Consideration of Relation of Path Prediction and Branch Prediction in Loops
Kazuhiro Kinkai, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota, Takanobu Baba (Utunomiya Univ.) CPSY2013-29
We focus on Two-Path Limited Speculation method and evaluated path prediction accuracy with some path predictors.
Pred... [more]
CPSY2013-29
pp.115-120
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2012-11-26
14:30
Fukuoka Centennial Hall Kyushu University School of Medicine Proposal of Speculative Memory Access Mechanism Based on Snoop Cache
Yuji Sekiguchi, Hiroyoshi Jutori, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota, Takanobu Baba (Utsunomiya Univ.) CPSY2012-47
Ratio of execution path is mostly dominated by up to two execution paths in program loops. We have developed the specula... [more] CPSY2012-47
pp.1-6
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2012-11-26
14:55
Fukuoka Centennial Hall Kyushu University School of Medicine A Study of Path Prediction Mechanism for Improving Accuracy by using Detailed History Information
Hiroyoshi Jutori, Takanobu Baba, Takeshi Ohkawa, Kanemitsu Ootsu, Takashi Yokota (Utsunomiya Univ.) CPSY2012-48
Speculative multithreading expects speed-up for programs that have complicated dependency.
To achieve high performance ... [more]
CPSY2012-48
pp.7-12
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2012-11-28
13:00
Fukuoka Centennial Hall Kyushu University School of Medicine A Case Study of Short-term Development of Cooperation with FPGA-based System by Introducing Distributed-object ORB Engine
Takeshi Ohkawa, Soshi Takano, Daichi Uetake, Takashi Yokota, Kanemitsu Ootsu, Takanobu Baba (Utsunomiya Univ.) RECONF2012-56
We are developing “ORB Engine” which is a distributed-object middleware suitable for an FPGA, in order to reduce the ter... [more] RECONF2012-56
pp.51-56
DC, CPSY
(Joint)
2012-08-02
13:30
Tottori Torigin Bunka Kaikan Effect of Loop Unrolling for Two-Path Limited Speculation Method
Yuki Homma, Hiroyoshi Jutori, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota, Takanobu Baba (Utsunomiya Univ.) CPSY2012-9
Our Two-Path Limited Speculation system PALS speculatively executes one of the top two paths of high frequency in loops.... [more] CPSY2012-9
pp.1-6
DC, CPSY
(Joint)
2012-08-02
14:00
Tottori Torigin Bunka Kaikan Consideration of Loop Path Predictors based on Branch Prediction Methods
Kazuhiro Kinkai, Hiroyoshi Jutori, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota, Takanobu Baba (Utsunomiya Univ.) CPSY2012-10
Execution path ratio is mostly dominated by up to two execution paths in program loops. We consider the Two-Path Limited... [more] CPSY2012-10
pp.7-12
DC, CPSY
(Joint)
2011-07-29
11:35
Kagoshima   A Study of Dynamic Modification of Optimal Paths Speculation for Two-Path Limited Speculation Method
Hiroyoshi Jutori (Utsunomiya Univ.), Tsubasa Tsuda (SKI Co.,Ltd.), Kanemitsu Ootsu, Takashi Yokota, Takanobu Baba (Utsunomiya Univ.) CPSY2011-14
Thread-level speculative execution expects speed-up for programs that have complicated dependency.
We focus on a change... [more]
CPSY2011-14
pp.31-36
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2010-12-01
09:50
Fukuoka Kyushu University Preliminary Evaluation of Automatic Thread-Level Parallelization using Binary-Level Variable Analysis
Takashi Shiroto, Kanemitsu Ootsu, Takashi Yokota, Takanobu Baba (Utsunomiya Univ.) CPSY2010-37
Recently, the multi-core processors are widely available.
For effective utilization of the performance of multi-core pr... [more]
CPSY2010-37
pp.31-36
CPSY, DC
(Joint)
2010-08-03
- 2010-08-05
Ishikawa Kanazawa Cultural Hall A Consideration of Speculative Memory Access in Two-Path Limited Speculation System
Hiroyoshi Jutori, Akihiro Fukuda, Tsubasa Tsuda, Kanemitsu Ootsu, Takashi Yokota, Takanobu Baba (Utsunomiya Univ.) CPSY2010-18
We have proposed two-path limited speculation method and a multi-core processor architecture PALS which based on the met... [more] CPSY2010-18
pp.61-66
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2009-12-03
11:20
Kochi Kochi City Culture-Plaza Proposal of Multi-Core Processor PALS to Realize Two-Path Limited Speculation Method
Hiroyoshi Jutori, Kanemitsu Ootsu, Takashi Yokota, Takanobu Baba (Utsunomiya Univ.) CPSY2009-46
We have proposed a two-path limited speculation method for higher performance execution of program's loop. This method s... [more] CPSY2009-46
pp.19-24
RECONF 2009-09-17
16:40
Tochigi Utsunomiya Univ. [Invited Talk] YAWARA: A Self-Optimizing Computer System Project
Takanobu Baba, Kanemitsu Ootsu, Takashi Yokota (Utsunomiya Univ.) RECONF2009-27
The YAWARA project aims at an extreme optimization system that reconfigures both hardware and software at run-time. This... [more] RECONF2009-27
pp.49-54
CPSY, DC
(Joint)
2009-08-04
- 2009-08-05
Miyagi   Pipelined Multithreading with Clustered Communication on Commodity Multi-Core Processors
*Yuanming Zhang, Kanemitsu Ootsu, Takashi Yokota, Takanobu Baba (Utsunomiya Univ.) CPSY2009-26
Recently proposed pipelined multithreading (PMT) techniques have shown great applicability to parallelizing general prog... [more] CPSY2009-26
pp.97-102
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2008-11-18
10:00
Fukuoka Kitakyushu Science and Research Park A Path-Based Thread Partitioning Technique Considering Loop Structures
Hirohito Ogawa, Kanemitsu Ootsu, Takashi Yokota, Takanobu Baba (Utsunomiya Univ.) CPSY2008-37
Speed-up by the multithreaded execution is important to make use of the
performance of the multi-core processor effect... [more]
CPSY2008-37
pp.1-6
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2008-11-18
10:25
Fukuoka Kitakyushu Science and Research Park Program Behavior Analysis Based on Loop Paths
Hideto Yanome, Kanemitsu Ootsu, Takashi Yokota, Takanobu Baba (Utsunomiya Univ.) CPSY2008-38
The well-known 90/10 locality rule indicates that a program executes about 90% of its instructions using only 10% of its... [more] CPSY2008-38
pp.7-12
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2008-11-18
10:50
Fukuoka Kitakyushu Science and Research Park Initial Examination of Detour Routing that uses Global Information
Hiroki Mori, Takashi Yokota, Kanemitsu Ootsu, Takanobu Baba (Utsunomiya Univ.) CPSY2008-39
Recently, massively parallel computers with many nodes appears. They aim at achieving high performance by increasing of ... [more] CPSY2008-39
pp.13-18
 Results 1 - 20 of 26  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan