| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| RECONF | 2009-05-14 17:00 |
Fukui | [Invited Talk]
Development of Interactive Supercomputing Environment Shin-ichiro Mori (Univ. of Fukui), Tomohiro Kuroda, Naoto Kume (Kyoto Univ.), Yoshihiro Kuroda (Osaka Univ.), Megumi Nakao, Hajime Shimada, Yasuhiko Nakashima (NAIST), Shinji Tomita (Kyoto Univ.)  RECONF2009-8 |
Toward the Era of Interactive Supercomputing,, the authors have promoted the five years research project on the Real-Tim... [more] | RECONF2009-8 pp.43-48 |
|
| MI | 2009-01-21 09:50 |
Overseas | National Taiwan University | [Poster Presentation]
Virtual Organ Modeling by Reflecting the Tone Fit of Multiple Attributes Naoto Kume (Kyoto Univ.), Yoshihiro Kuroda (Osaka Univ.), Megumi Nakao (NAIST), Tadamasa Takemura, Hiroyuki Yoshihara (Kyoto Univ.), Tomohiro Kuroda (Osaka Univ.), Shin-ichiro Mori, Shinji Tomita (Kyoto Univ.) MI2008-194 |
Virtual reality based surgical simulator which can present multiple sensation such as visual and haptic feedback require... [more] | MI2008-194 pp.617-621 |
| ICD, IPSJ-ARC | 2008-05-13 09:00 |
Tokyo | Branch Target Predictor Utilizing Context Base Value Predictor Tetsurou Hirashima (NRI), Hajime Shimada (Kyoto Univ.), Shinobu Miwa (TUAT), Shinji Tomita (Kyoto Univ.) |
A control dependency is one of the factor which limits instruction level parallelism. To alleviate limitation from the c... [more] | ICD2008-17 pp.1-6 |
|
| ICD, IPSJ-ARC | 2008-05-13 16:00 |
Tokyo | [Panel Discussion]
What We Have To Do in Multi-Core Era? Shinji Tomita (Kyoto Univ.), Naoki Nishi (NEC), Mitsuo Saito (Toshiba), Yoshie Munakata (Intel), Aiichiro Inoue (Fujitsu), Toshiyuki Sanuki (IBM Japan), Yasushi Fukunaga (Hitachi) |
[more] | ICD2008-24 pp.37-38 |
|
| RECONF, CPSY, VLD, IPSJ-SLDM | 2008-01-17 10:40 |
Kanagawa | Hiyoshi Campus, Keio University | Development of Parallel Volume Rendering Accelerator VisA and its Preliminary Implementation Takahiro Kawahara, Shinobu Miwa, Hajime Shimada (Kyoto Univ.), Shin-ichiro Mori (Univ. of Fukui), Shinji Tomita (Kyoto Univ.) VLD2007-122 CPSY2007-65 RECONF2007-68 |
We are developing the parallel volume rendering accelerator VisA.VisA communicates with one-way link over DVI-D which is... [more] | VLD2007-122 CPSY2007-65 RECONF2007-68 pp.25-30 |
| ICD, IPSJ-ARC | 2007-06-01 14:15 |
Kanagawa | The Dynamic Instruction Scheduler for ALU Cascading Kosuke Ogata, Jun Yao, Shinobu Miwa, Hajime Shimada, Shinji Tomita (Kyoto Univ.) |
[more] | ICD2007-32 pp.91-96 |
|
| ICD, IPSJ-ARC | 2006-06-08 11:30 |
Kanagawa | Dynamic Control Mechanisms for Pipeline Stage Unification Based on Program Phase Detection Jun Yao, Hajime Shimada (Kyoto Univ.), Yasuhiko Nakashima (NAIST), Shin-ichiro Mori (Fukui Univ.), Shinji Tomita (Kyoto Univ.) |
To reduce the power consumption in mobile processors, a method called Pipeline Stage Unification (PSU) is previously des... [more] | ICD2006-43 pp.19-24 |
|
| RECONF, CPSY, VLD, IPSJ-SLDM | 2006-01-18 14:30 |
Kanagawa | A Parallel Volume Rendering System implemented with High-Speed DVI Link Dai Okamura, Yusuke Noda, Shinobu Miwa, Hajime Shimada (Kyoto Univ), Yasuhiko Nakashima (Kyoto Univ/JST), Shin-ichiro Mori, Shinji Tomita (Kyoto Univ) |
(Advance abstract in Japanese is available) [more] | VLD2005-104 CPSY2005-60 RECONF2005-93 pp.43-46 |
|
| CPSY, VLD, IPSJ-SLDM | 2005-01-26 09:30 |
Kanagawa | Preliminary Implementation of Volume Rendering Circuit onto an FPGA-based Visualization Accelerator Dai Okamura, Masahiro Goshima, Shin-ichiro Mori, Yasuhiko Nakashima, Shinji Tomita (Kyoto Univ.) |
This paper introduces an FPGA-based PCIcard for Parallel Visualization of Large Volume Data.In order to implement memory... [more] | VLD2004-110 CPSY2004-76 pp.1-6 |
|
[Return to Top Page]