IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 113  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-17
13:20		 Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)		 A wafer-scale VLSI realization using optical reconfiguration architecture
Atsushi Takata, Minoru Watanabe, Nobuya Watanabe (Okayama Univ.) VLD2023-70 ICD2023-78 DC2023-77 RECONF2023-73		  [more] VLD2023-70 ICD2023-78 DC2023-77 RECONF2023-73
pp.205-208
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-17
13:45		 Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)		 Parallel configuration experiment for a radiation-hardened optically reconfigurable gate array with a holographic polymer-dispersed liquid crystal memory
Sae Goto, Minoru Watanabe (Okayama Univ.), Akifumi Ogiwara (Kobe City College of Technology), Nobuya Watanabe (Okayama Univ.) VLD2023-71 ICD2023-79 DC2023-78 RECONF2023-74		  [more] VLD2023-71 ICD2023-79 DC2023-78 RECONF2023-74
pp.209-214
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-17
15:15		 Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)		 Maximum operating clock frequency evaluation of Mono Instruction Set Computers on an optically reconfigurable gate array VLSI
Soma Imai, Minoru Watanabe, Nobuya Watanabe (Okayama Univ.) VLD2023-74 ICD2023-82 DC2023-81 RECONF2023-77		  [more] VLD2023-74 ICD2023-82 DC2023-81 RECONF2023-77
pp.227-230
RECONF 2023-09-14
15:00		 Tokyo Tokyo University of Agriculture and Technology Koganei campus
(Primary: On-site, Secondary: Online)		 Monitoring system for optically reconfigurable gate arrays under radiation environments
Utsuki Sekioka, Minoru Watanabe, Nobuya Watanabe (Okayama Univ.) RECONF2023-19		  [more] RECONF2023-19
pp.1-5
RECONF 2023-09-14
15:25		 Tokyo Tokyo University of Agriculture and Technology Koganei campus
(Primary: On-site, Secondary: Online)		 Implementation of a sequential circuit onto an optically reconfigurable gate array VLSI without any crystal oscillator
Shintaro Takatsuki, Minoru Watanabe, Nobuya Watanabe (Okayama Univ.) RECONF2023-20		  [more] RECONF2023-20
pp.6-10
RECONF 2023-06-09
10:40		 Kochi Eikokuji Campus, Kochi University of Technology
(Primary: On-site, Secondary: Online)		 Evaluation of low-voltage operations of an optically reconfigurable gate array VLSI
Yuki Shimamura, Minoru Watanabe, Nobuya Watanabe (Okayama Univ.) RECONF2023-8		  [more] RECONF2023-8
pp.41-45
RECONF 2022-06-07
15:15		 Ibaraki CCS, Univ. of Tsukuba
(Primary: On-site, Secondary: Online)		 Optically reconfigurable gate array VLSI with a perfect parallel configuration function
Sae Goto, Minoru Watanabe, Nobuya Watanabe (Okayama Univ.) RECONF2022-6		  [more] RECONF2022-6
pp.32-36
RECONF 2022-06-07
15:40		 Ibaraki CCS, Univ. of Tsukuba
(Primary: On-site, Secondary: Online)		 290 Mrad total-ionizing-dose tolerance experiment for an optically reconfigurable gate array VLSI
Kaho Yamada, Takeshi Okazaki, Minoru Watanabe, Nobuya Watanabe (Okayama Univ.) RECONF2022-7		  [more] RECONF2022-7
pp.37-40
RECONF 2021-09-10
10:20		 Online Online Convolutional neural network implementations using Vitis AI
Akihiko Ushiroyama, Nobuya Watanabe, Akira Nagoya, Minoru Watanabe (Okayama Univ.) RECONF2021-19		 Recently, Xilinx provides an FPGA-based Vitis AI development environment which is one of deep learning frameworks to acc... [more] RECONF2021-19
pp.13-18
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2020-01-24
15:50		 Kanagawa Raiosha, Hiyoshi Campus, Keio University VLD2019-91 CPSY2019-89 RECONF2019-81  [more] VLD2019-91 CPSY2019-89 RECONF2019-81
pp.223-227
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2020-01-24
16:15		 Kanagawa Raiosha, Hiyoshi Campus, Keio University VLD2019-92 CPSY2019-90 RECONF2019-82  [more] VLD2019-92 CPSY2019-90 RECONF2019-82
pp.229-232
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2018-12-06
14:00		 Hiroshima Satellite Campus Hiroshima Triple modular redundancy optically reconfigurable gate array
Toru Yoshinaga, Minoru Watanabe (Shizuoka Univ.) RECONF2018-43		  [more] RECONF2018-43
pp.51-54
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2018-12-06
14:25		 Hiroshima Satellite Campus Hiroshima FPGA implementation of a robot control algorithm
Yusuke Takaki, Minoru Watanabe (Shizuoka Univ.), Kentaro Sano (Riken) RECONF2018-44		  [more] RECONF2018-44
pp.55-60
IPSJ-ARC, VLD, CPSY, RECONF, IPSJ-SLDM [detail] 2018-01-19
11:30		 Kanagawa Raiosha, Hiyoshi Campus, Keio University Total-ionizing-dose tolerance of an optically reconfigurable gate array
Takumi Fujimori, Minoru Watanabe (Shizuoka Univ.) VLD2017-81 CPSY2017-125 RECONF2017-69		  [more] VLD2017-81 CPSY2017-125 RECONF2017-69
pp.113-117
RECONF 2017-09-25
15:00		 Tokyo DWANGO Co., Ltd. Hardware acceleration for holographic memories on optically reconfigurable gate arrays
Takumi Fujimori, Minoru Watanabe (Shizuoka Univ.) RECONF2017-27		  [more] RECONF2017-27
pp.31-36
RECONF 2017-09-25
15:50		 Tokyo DWANGO Co., Ltd. Performance analysis of Mono-Instruction Set Computer using VTR
Hiroki Shinba, Minoru Watanabe (Shizuoka Univ.) RECONF2017-29		  [more] RECONF2017-29
pp.43-46
RECONF, CPSY, DC, IPSJ-ARC
(Joint) [detail]		 2017-05-22
17:30		 Hokkaido Noboribetsu-Onsen Dai-ichi-Takimoto-Kan Radiation tolerance of a holographic memory for optically reconfigurable gate arrays
Yoshizumi Ito, Minoru Watanabe (Shizuoka Univ.), Akifumi Ogiwara (Kobe City College of Tech.) RECONF2017-9		  [more] RECONF2017-9
pp.43-46
RECONF, CPSY, DC, IPSJ-ARC
(Joint) [detail]		 2017-05-22
17:50		 Hokkaido Noboribetsu-Onsen Dai-ichi-Takimoto-Kan RECONF2017-10  [more] RECONF2017-10
pp.47-50
RECONF, CPSY, DC, IPSJ-ARC
(Joint) [detail]		 2017-05-23
14:00		 Hokkaido Noboribetsu-Onsen Dai-ichi-Takimoto-Kan RECONF2017-20  [more] RECONF2017-20
pp.105-109
RECONF 2016-05-19
16:35		 Kanagawa FUJITSU LAB. Optically reconfigurable gate arrary with an optical input
Hiroki Shinba, Shinya Furukawa (Shizuoka Univ.), Ili Shairah Abdul Halim (MJIIT), Minoru Watanabe (Shizuoka Univ.), Fuminori Kobayashi (MJIIT) RECONF2016-14		  [more] RECONF2016-14
pp.67-70
 Results 1 - 20 of 113  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan