| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| MRIS, ITE-MMS | 2017-12-08 10:30 |
Ehime | Ehime Univ. | A study on iterative decoding with LLR modulator by parity check information in SMR-HDD Madoka Nishikawa, Yasuaki Nakamura, Hisashi Osawa, Yoshihiro Okamoto (Ehime Univ.), Yasushi Kanai (Niigata Ins. of Tec.), Hiroaki Muraoka (Tohoku Univ.)  MR2017-38 |
(To be available after the conference date) [more] | MR2017-38 pp.75-80 |
| SAT | 2014-10-24 13:00 |
Overseas | Hae-un-dae Grand Hotel, Busan, Korea | Threshold Decoding Algorithms for Spinal Codes over Interference Channels Yu Morishima (NIT, Suzuka), Ikuo Oka, Shingo Ata (Osaka City Univ.) SAT2014-44 |
Spinal codes are new class of rate-compatible codes. Decoder of the spinal codes has employed M-algorithm to find the le... [more] | SAT2014-44 pp.129-133 |
| IT, ISEC, WBS | 2013-03-08 15:10 |
Osaka | Kwansei Gakuin Univ., Osaka-Umeda Campus | Threshold Algorithms for Decoding Spinal Codes Yu Morishima, Ikuo Oka, Shingo Ata (Osaka City Univ.) IT2012-109 ISEC2012-127 WBS2012-95 |
Spinal codes are a recently proposed rateless code that achieves Shannon capacity on additive white Gaussian noise chann... [more] | IT2012-109 ISEC2012-127 WBS2012-95 pp.297-302 |
| IT | 2012-09-27 15:25 |
Gunma | Kusatsu Seminar House | Efficient Termination of Spatially-Coupled Codes Koji Tazoe, Kenta Kasai, Kohichi Sakaniwa (Tokyo Tech) IT2012-32 |
It has been reported that spatially-coupled Hsu-Anatasopoulos (SC-HA) codes have the bounded max-imum degree and approac... [more] | IT2012-32 pp.7-12 |
| IT | 2012-09-27 16:15 |
Gunma | Kusatsu Seminar House | Analysis of Threshold Saturation for Spatially-Coupled MacKay-Neal Codes Naruomi Obata, Kenta Kasai, Kohichi Sakaniwa (Tokyo Tech) IT2012-34 |
The belief propagation (BP) threshold of spatially-coupled (SC) low-density parity-check (LDPC) codes is equal to the MA... [more] | IT2012-34 pp.19-24 |
| IT | 2012-07-20 14:20 |
Aichi | Toyota Technological Institute | Linear time termination of systematic spatially-coupled codes Koji Tazoe, Kenta Kasai, Kohichi Sakaniwa (Tokyo Tech) IT2012-24 |
Spatially-coupled low-density parity-check codes attract much attention due to their capacity-achieving performance and ... [more] | IT2012-24 pp.91-96 |
| NS, RCS (Joint) |
2011-12-15 09:10 |
Yamaguchi | Yamaguchi University | Investigation of Dual Threshold Scaling Factors for Bit Flip Decoding Julian Webber, Toshihiko Nishimura, Takeo Ohgane, Yasutaka Ogawa (Hokkaido Univ.) RCS2011-232 |
Very low error rates can be obtained using low-density parity-check (LDPC) codes and their use is now common in new comm... [more] | RCS2011-232 pp.1-6 |
| ISEC | 2007-09-07 09:50 |
Tokyo | Kikai-Shinko-Kaikan Bldg. | A Study on Hierarchical Secret Sharing Schemes Using Product and Concatenated Codes Chigusa Kawashima (Polytechnic Univ.), Takahiro Yoshida (Waseda Univ.), Tomoko K. Matsushima (Polytechnic Univ.) ISEC2007-76 |
In this paper, two secret sharing schemes with a hierarchical access structure are investigated. One scheme is based on ... [more] | ISEC2007-76 pp.17-23 |
| ICD, SDM | 2006-08-17 09:55 |
Hokkaido | Hokkaido University | A supply voltage adjustment technique for low power consumption and its application to SOCs with multiple threshold voltage CMOS Hiroshi Okano, Tetsuyoshi Shiota, Yukihito Kawabe (Fujitsu lab.), Wataru Shibamoto (Fujitsu), Tetsutaro Hashimoto, Atsuki Inoue (Fujitsu lab.) |
An energy-saving technique for SOCs using multiple threshold voltage CMOS was developed. It uses process sensors and pro... [more] | SDM2006-127 ICD2006-81 pp.13-18 |
[Return to Top Page]