IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 4 of 4  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
NC, MBE
(Joint)		 2023-03-15
09:55		 Tokyo The Univ. of Electro-Communications
(Primary: On-site, Secondary: Online)		 Toward the setting up of a tool for comprehensively extracting anatomical projections from the neuroscience literature
Yuta Ashihara (Nihon Univ/UTokyo/WBAI), Iliya Horiguch (UTokyo), Hiroshi Yamakawa (UTokyo/WBAI) NC2022-109		 Brain Reference Architecture(BRA), an approach to developing brain-based software, a functional component diagram (HCD) ... [more] NC2022-109
pp.99-104
KBSE 2008-11-27
11:10		 Fukuoka FIT Formalization for Integrating Information Flow Diagram and Analysis Matrix to Analyze Unexpected Obstacles in Embedded Systems
Tomio Inoue (Kyushu Institute of Technology), Toshiro Mise (Panasonic Electric Works Co., Ltd), Yasufumi Shinyashiki, Masaaki Hashimoto, Keiichi Katamine, Naoyasu Ubayashi (Kyushu Institute of Technology), Takako Nakatani (Tsukuba Univ.) KBSE2008-24		 We can treat embedded systems as two aspects about unexpected obstacles such as the failure. One is a static side using ... [more] KBSE2008-24
pp.7-12
KBSE 2007-11-19
17:10		 Fukuoka Kyushu Sangyo University A Case Study and Discussion on a Requirement Analysis Method of Unexpected Obstacles in Embedded Software by Combining Information Flow Diagram with Analysis Matrix
Masaki Tanimoto, Toshiro Mise, Yasufumi Shinyashiki, Masaaki Hashimoto (KIT), Takako Nakatani (TUS), Naoyasu Ubayashi, Keiichi Katamine (KIT) KBSE2007-32		 This paper describes a case study and discussion on a requirement analysis method of unexpected obstacles in embedded so... [more] KBSE2007-32
pp.31-36
SS 2006-02-02
13:30		 Fukuoka Fukuoka Laboratory for Emerging and Enabling Technology of SoC An analysis method of unexpected obstacles in embedded software by Information Flow Diagram
Hidehiro Kametani (KIT), Yasufumi Shinyashiki, Toshiro Mise (MEW), Masaaki Hashimoto, Naoyasu Ubayashi, Keiichi Katamine (KIT), Takako Nakatani (S-Lagoon) 		This paper proposes an analysis method of unexpected obstacles in embedded software by using diagrams on which informati... [more] SS2005-76
pp.1-6
 Results 1 - 4 of 4  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan