| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| SAT, MICT, WBS, RCC (Joint) [detail] |
2024-05-17 09:15 |
Miyazaki | KITEN Convention hall (Miyazaki) (Primary: On-site, Secondary: Online) |
Jitter of Delay Locked Loop for Optical-Wireless Code Shift Keying using Concatenated Modified Pseudo Orthogonal M-sequences. Norito Baba, Yusuke Kozawa, Hiromasa Habuchi (Ibaraki Univ.) |
(To be available after the conference date) [more] | |
| NLP | 2021-12-17 13:05 |
Oita | J:COM Horuto Hall OITA | A Study on On-off Intermittency and Its Transient Dimension in Coupled Phase-locked Loops with Delay Tetsushi Saburi, Takashi Hikihara (Kyoto Univ.)  NLP2021-48 |
When we take into account the length of wiring and the delay time attributed to the operation process, a phase-locked lo... [more] | NLP2021-48 pp.26-29 |
| IT, ISEC, WBS | 2013-03-08 11:20 |
Osaka | Kwansei Gakuin Univ., Osaka-Umeda Campus | Theoretical analysis of tracking error on DLL with modified pseudo ternary M-sequence pair Masaya Yamagata, Hiromasa Habuchi (Ibaraki Univ.) IT2012-99 ISEC2012-117 WBS2012-85 |
In this paper, the proposed tracking method for bi-orthogonal modulation system is used for the internal synchronization... [more] | IT2012-99 ISEC2012-117 WBS2012-85 pp.235-239 |
| VLD | 2013-03-06 13:40 |
Okinawa | Okinawa Seinen Kaikan | A Delay Control Circuit with Channel Length Decomposition and Its Application Yuichi Toyota, Yuki Nakashima, Toru Fujimura, Shigetoshi Nakatake (Univ of Kitakyushu) VLD2012-158 |
In recent years, as the progress of the semiconductor manufacturing, the variations of circuit performance due to device... [more] | VLD2012-158 pp.123-128 |
| PN | 2012-11-06 11:15 |
Tokyo | Japan Women's University | Data Recovery without Clock Recovery Masataka Ohta (TIT) PN2012-27 |
If clock frequency difference between a transmitter and a receiver is small, data recovery without clock recovery is pos... [more] | PN2012-27 pp.17-21 |
| PN | 2012-08-30 13:00 |
Hokkaido | Kitami Institute of Technology | Analog Coherent Reception in Super Computer and Data Center Networks Masataka Ohta (TIT) PN2012-14 |
In Supeer Computer and Data Center Networks, where high speed communications are required, there is little signal degrad... [more] | PN2012-14 pp.1-4 |
| SDM, ED (Workshop) |
2012-06-27 16:30 |
Okinawa | Okinawa Seinen-kaikan | An Area-Efficient CMOS Delay-Locked Loop Sungkeun Lee, Se-Weon Heo, Jongsun Kim (Hongik Univ.) |
An area-efficient delay-locked loop (DLL) that uses a feedback delay element (FDE) based voltage-controlled delay line (... [more] | |
| DC | 2012-02-13 14:50 |
Tokyo | Kikai-Shinko-Kaikan Bldg. | A Test Generation Method for Synchronously Designed QDI Circuits Koki Uchida, Eri Murata (NAIST), Satoshi Ohtake (Oita Univ.), Yasuhiko Nakashima (NAIST) DC2011-83 |
Quasi-Delay-Insensitive(QDI) design has been attracting attention as one of the practical techniques for implementation ... [more] | DC2011-83 pp.43-48 |
| NLP | 2012-01-23 13:50 |
Fukushima | Aizu-keiko-do Hall | Probabilistic Network Modeling of Delay-Locked Loops in CDMA Communication under Multipath Fading Channels Keisuke Nagata, Hisato Fujisaka, Takeshi Kamio, Kazuhisa Haeiwa (Hiroshima City Univ.) NLP2011-126 |
This manuscript reports a procedure and results of probabilistic analysis of non-coherent delay-locked loop (NC-DLL) use... [more] | NLP2011-126 pp.13-18 |
| NLP | 2011-05-26 14:15 |
Kagawa | Olive park olive memorial hall | An Analysis of a High-Order Delay-Locked Loop in the Presence of White Channel Noise and Nonwhite Multiple Access Interference Keisuke Nagata, Hisato Fujisaka, Takeshi Kamio, Kazuhisa Haeiwa (Hiroshima City Univ.) NLP2011-4 |
This manuscript reports a procedure and results of probabilistic analysis of non-coherent delay-locked loop (NC-DLL) use... [more] | NLP2011-4 pp.15-20 |
| ICD | 2010-12-17 11:20 |
Tokyo | RCAST, Univ. of Tokyo | A Charge-Domain Auto- and Cross-Correlation Based IR-UWB Receiver with Power- and Area-efficient PLL for 62.5ps Step Data Synchronization in 65nm CMOS Lechang Liu, Takayasu Sakurai, Makoto Takamiya (Univ. of Tokyo) ICD2010-120 |
A 100Mb/s, 1.71mW DC-960MHz band impulse radio ultra-wideband (IR-UWB) receiver is developed in 1.2V 65nm CMOS. A novel ... [more] | ICD2010-120 pp.125-129 |
| NLP | 2010-12-13 11:00 |
Tottori | Yonago Convention Center | An All-Coupled Probabilistic Network Model of Delay-Locked Loops Keisuke Nagata, Hisato Fujisaka, Takeshi Kamio, Kazuhisa Haeiwa (Hiroshima City Univ.) NLP2010-115 |
In this paper, we build a probabilistic 2J+1-site network which is a model of a delay-locked loop (DLL) in a CDMA commun... [more] | NLP2010-115 pp.21-26 |
| WBS | 2009-10-16 13:00 |
Osaka | [Poster Presentation]
Bit Error Rate of Spread Spectrum Communications with Pseudo-Ternary M-Sequences Ryo Enomoto, Hiromasa Habuchi, Koichiro Hashiura (Ibaraki Univ.) WBS2009-34 |
In this paper, theoretical formulas of the tracking error performance(jitter) and the bit error (BER) performance taking... [more] | WBS2009-34 pp.55-60 |
|
| NLP | 2009-03-11 15:55 |
Kyoto | A Steady-State Analysis of 2-Delta Delay-Locked Loop by Discrete-Time Piecewise Linear Modeling Yuji Ohba, Keisuke Nagata, Hisato Fujisaka, Takeshi Kamio, Chang-Jun Ahn, Kazuhisa Haeiwa (Hiroshima City Univ.) NLP2008-169 |
This paper discribes an analysis of a 2-$\delta$ delay locked loop that is used for the synchronization of a local Mark... [more] | NLP2008-169 pp.105-109 |
|
| NLP | 2008-08-01 10:25 |
Kochi | A Statistical Analysis of Delay-Locked Loops in Asynchronous CDMA Communication Keisuke Nagata, Hisato Fujisaka, Takeshi Kamio, Chang-Jun Ahn, Kazuhisa Haeiwa (Hiroshima City Univ.) NLP2008-34 |
This manuscript reports a procedure and results of probabilistic analysis of delay-locked loops used in asynchronous DS/... [more] | NLP2008-34 pp.7-12 |
|
| SIP, WBS | 2008-07-24 16:15 |
Hiroshima | Hiroshima Univ. | Performance analysis of CSK/SS using pseudoternary M-sequences Hiromasa Habuchi, Koichiro Hashiura (Ibraki Univ.) SIP2008-75 WBS2008-13 |
In this paper, the code shift keying/spread-spectrum (CSK/SS) communication with pseudoternary M-sequences is considered... [more] | SIP2008-75 WBS2008-13 pp.41-46 |
| NLP | 2008-03-28 15:45 |
Hyogo | A Stochastic Method for the Analysis of Delay-Locked Loops in Quasi-Synchronous CDMA Communication Keisuke Nagata, Hisato Fujisaka, Takeshi Kamio, Chang-Jun Ahn, Kazuhisa Haeiwa (Hiroshima City Univ.) NLP2007-178 |
This manuscript reports a procedure and results of probabilistic analysis of delay-locked loops used in quasi-synchrono... [more] |
NLP2007-178 pp.67-72 |
|
| SIP, WBS | 2005-07-15 10:25 |
Ehime | Ehime Univ. | Tracking Performance of Code Shift Keying with Manchester Coded Concatinated Sequences Hiromasa Habuchi (Ibaraki Univ.), Kouji Ohuchi (Shizuoka Univ.), Azumi Ito (Ibaraki Univ.), Fumie Ono (Tokyo Univ. of Sci.) |
In this paper, the proposed tracking method for Code Shift Keying (CSK) is used for the internal synchronization system ... [more] | SIP2005-63 WBS2005-21 pp.1-6 |
| WBS | 2004-12-20 11:45 |
Tokyo | Tokyo Denki University, Kanda Campus | On a DLL using RAKE reception in DS/SS system Keitaro Oyama, Shin'ichi Tachikawa (Nagaoka Uni. of Tec.) |
This paper proposes a novel delay-lock loop (DLL) using RAKE reception in DS/SS system. The proposed method decreases th... [more] | WBS2004-50 pp.29-34 |
[Return to Top Page]