IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 36 of 36 [Previous]  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
CAS, CS, SIP 2012-03-09
15:10
Niigata The University of Niigata On the Complexity of Energy-Aware Mapping for NoCs
Satoshi Tayu, Anish Man Singh Shrestha, Shuichi Ueno (Tokyo Inst. of Tech.) CAS2011-146 SIP2011-166 CS2011-138
To overcome the complex communication problems
that arise as the number of on-chip components increases,
NoCs have b... [more]
CAS2011-146 SIP2011-166 CS2011-138
pp.219-224
CAS, MSS 2011-11-17
13:00
Yamaguchi Univ. of Yamaguchi On Efficient Universal Quantum Circuits
Satoshi Tayu, Tomoki Yamada, Shuichi Ueno (Tokyo Inst. of Tech.) CAS2011-64 MSS2011-33
The universal quantum circuit has been studied in the literature as a programmable quantum circuit, which can realize ma... [more] CAS2011-64 MSS2011-33
pp.1-6
CAS 2011-01-26
11:20
Kumamoto Kumamoto University On the Energy-Aware Mapping for NoCs
Masayoshi Arai, Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech.) CAS2010-100
To overcome the complex communication problems that arise as the number of on-chip components increases, NoCs have been ... [more] CAS2010-100
pp.87-92
MSS, CAS 2010-11-18
13:00
Osaka Kansai Univ. On the Complexity of Three-Dimensional Orthogonal Face Routing
Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech.) CAS2010-68 CST2010-41
The 3-D switchbox routing is a fundamental problem on the physical design of 3-D integrated circuits. The 3-D channel is... [more] CAS2010-68 CST2010-41
pp.19-24
MSS, CAS 2009-11-27
13:25
Aichi Nagoya University Universal Test Sets for Reversible Circuits
Satoshi Tayu, Shota Fukuyama, Shuichi Ueno (Tokyo Inst. of Tech.) CAS2009-55 CST2009-28
A set of test vectors is complete for a reversible circuit if it covers all stuck-at faults on the wires of the circuit.... [more] CAS2009-55 CST2009-28
pp.59-64
CAS, CS, SIP 2009-03-03
13:10
Gifu Nagaragawa Convention Center [Poster Presentation] A Note on Two Problems of Nano-PLA Design
Anish Man Singh Shrestha, Tomoki Yamada, Satoshi Tayu, Shuichi Ueno (Tokyo Inst of Tech) CAS2008-133 SIP2008-196 CS2008-107
This paper shows that the subgraph isomorphism problem is NP-hard even for bipartite permutation graphs, while the balan... [more] CAS2008-133 SIP2008-196 CS2008-107
pp.183-184
CAS, MSS 2008-11-06
09:30
Osaka Osaka University On the Three-Dimensional Single-Active-Layer Routing
Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech) CAS2008-45 CST2008-23
 [more] CAS2008-45 CST2008-23
pp.1-4
CAS, MSS 2008-11-06
09:55
Osaka Osaka University Orthogonal Ray Graphs and Nano-PLA Design
Anish Man Singh Shrestha, Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech) CAS2008-46 CST2008-24
The logic mapping problem and the problem of finding a largest square sub-crossbar with no defects in a defective nano-c... [more] CAS2008-46 CST2008-24
pp.5-10
CS, SIP, CAS 2008-03-07
13:00
Yamaguchi Yamaguchi University [Poster Presentation] On the Three-Dimensional Orthogonal Drawing of Outerplanar Graphs (Extended Abstract)
Takuya Oshima, Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech.) CAS2007-143 SIP2007-218 CS2007-108
It has been known that every series-parallel 6-graph has a 2-bend 3-D orthogonal drawing, while it has been open whether... [more] CAS2007-143 SIP2007-218 CS2007-108
pp.93-94
CS, SIP, CAS 2008-03-07
13:00
Yamaguchi Yamaguchi University [Poster Presentation] An Efficient Quantum Addition Circuit (Extended Abstract)
Yoshinori Kawata, Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech.) CAS2007-144 SIP2007-219 CS2007-109
We present an efficient addition circuit, using both ripple-carry and carry-lookahead. Our quantum adder accepts two $n$... [more] CAS2007-144 SIP2007-219 CS2007-109
pp.95-96
CS, SIP, CAS 2008-03-07
13:00
Yamaguchi Yamaguchi University [Poster Presentation] On Orthogonal Ray Graphs with Applications to NanoPLA Design (Extended Abstract)
Yohei Kobayashi, Anish Man Singh Shrestha, Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech.) CAS2007-145 SIP2007-220 CS2007-110
Motivated by defect tolerance schemes for nanotechnology circuits,
the orthogonal ray graphs, a new class of intersecti... [more]
CAS2007-145 SIP2007-220 CS2007-110
pp.97-98
MSS, CAS 2007-11-29
14:55
Niigata Niigata University On the Permutation Routing in All-Optical Caterpillar Networks
Anish Man Singh Shrestha, Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech.) CAS2007-71 CST2007-22
We consider the optical routing for permutation requests in a WDM all-optical tree network. We show that the optical rou... [more] CAS2007-71 CST2007-22
pp.23-27
CAS, MSS 2006-11-21
14:20
Nagasaki Nagasaki Univ. The Complexity of Three-Dimensional Channel Routing
Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech.)
 [more] CAS2006-61 CST2006-37
pp.37-41
CAS 2006-01-11
14:25
Miyazaki   On the Three-Dimensional Orthogonal Drawing of Series-Parallel Graphs
Satoshi Tayu, Kumiko Nomura, Shuichi Ueno (Tokyo Inst. of Tech.)
It has been known that every $6$-graph has
a $3$-bend $3$-D orthogonal drawing, while it has been
open whether every... [more]
CAS2005-71
pp.7-12
MSS, CAS 2005-11-10
11:20
Yamaguchi Yamaguchi University On the Complexity of Fault Testing for Reversible Circuits
Shigeru Ito, Yusuke Ito, Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech.)
This paper shows that it is NP-hard to generate a minimum complete test set for stuck-at faults on a set of wires of a r... [more] CAS2005-51 CST2005-20
pp.13-16
MSS, CAS 2005-11-10
15:50
Yamaguchi Yamaguchi University On the Two-Dimensional Orthogonal Drawing of Series-Parallel Graphs
Satoshi Tayu, Kumiko Nomura, Shuichi Ueno (Tokyo Inst. of Tech.)
It has been known that every planar $4$-graph has a $2$-bend $2$-D orthogonal drawing with the only exception of octahed... [more] CAS2005-58 CST2005-27
pp.51-56
 Results 21 - 36 of 36 [Previous]  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan