|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM (Joint) [detail] |
2013-11-28 11:15 |
Kagoshima |
|
Power Reduction of Non-volatile Logic Circuits Using the Minimum Writing Power Cut-set of State Registers Yudai Itoi, Shinji Kimura (Waseda Univ.) VLD2013-82 DC2013-48 |
Recently, the next generation non-volatile memory/register using magnetic tunnel junction elements has been paid attenti... [more] |
VLD2013-82 DC2013-48 pp.147-152 |
IE, SIP, ICD, VLD, IPSJ-SLDM [detail] |
2012-10-19 16:25 |
Iwate |
Hotel Ruiz |
Write Reduction for Non-volatile Registers Using the Max-flow Min-cut Theorem Yudai Itoi, Shinji Kimura (Waseda Univ.) VLD2012-58 SIP2012-80 ICD2012-75 IE2012-82 |
Recently, the next generation non-volatile memory/register using magnetic tunnel junction elements
has been paid attent... [more] |
VLD2012-58 SIP2012-80 ICD2012-75 IE2012-82 pp.101-106 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|