IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 40 of 70 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICD, HWS [detail] 2020-10-26
11:20
Online Online Feasibility of lattice attacks on ECDSA
Kotaro Abe, Makoto Ikeda (Tokyo Univ.) HWS2020-30 ICD2020-19
ECDSA secret key is recovered via lattice attacks when only a few bits of nonce$(k)$ are leaked. In this paper, we evalu... [more] HWS2020-30 ICD2020-19
pp.30-35
ICD, SDM, ITE-IST [detail] 2020-08-06
11:25
Online Online A TOF CMOS Image Sensor With Code Authentication Function Using In-Pixel Pulse Frequency Modulation
Nao Watanabe, Makoto Ikeda (Tokyo Univ.)
 [more]
HWS, VLD [detail] 2020-03-06
13:50
Okinawa Okinawa Ken Seinen Kaikan
(Cancelled but technical report was issued)
Design Space Search for Faster Fp256 Elliptic Curve Cryptography
Kento Ikeda (Tokyo Univ.), Makoto Ikeda (d.lab) VLD2019-130 HWS2019-103
In this study, we created a scheduling of operations by changing parameters such as elliptic curves, their formulas, the... [more] VLD2019-130 HWS2019-103
pp.209-214
HWS, VLD [detail] 2020-03-07
14:15
Okinawa Okinawa Ken Seinen Kaikan
(Cancelled but technical report was issued)
Algorithm and Architecture Design for Fully Homomorphic Encryption Hardware
Shotaro Sugiyama, Makoto Ikeda (Tokyo Univ.) VLD2019-144 HWS2019-117
Fully Homomorphic Encryption (FHE), a core technology of privacy guard on cloud services, has a disadvantage of high com... [more] VLD2019-144 HWS2019-117
pp.285-290
HWS
(2nd)
2019-12-06
16:00
Tokyo Asakusabashi Hulic Conference [Poster Presentation] Fully Homomorphic Encrypted Inference Model of Binarized Neural Network
Shotaro Sugiyama, Makoto Ikeda (UTokyo)
 [more]
HWS
(2nd)
2019-12-06
16:00
Tokyo Asakusabashi Hulic Conference [Poster Presentation] Design of Pairing Processor for Functional Cryptography
Ryohei Nakayama, Makoto Ikeda (Univ. of Tokyo)
 [more]
HWS, ICD [detail] 2019-11-01
13:50
Osaka DNP Namba SS Bld. A Study on Correlation Electromagnetics Analysis on Pairing-based Cryptographic Hardware of Unified Hardware
Yuma Kadowaki, Rei Ueno, Ville Yli-Mäyry (Tohoku Univ.), Daisuke Fujimoto, Yuichi Hayashi (NAIST), Makoto Nagata (Kobe Univ.), Makoto Ikeda (UT), Tsutomu Matsumto (YNU), Naofumi Homma (Tohoku Univ.) HWS2019-59 ICD2019-20
 [more] HWS2019-59 ICD2019-20
pp.13-18
ISEC, SITE, ICSS, EMM, HWS, BioX, IPSJ-CSEC, IPSJ-SPT [detail] 2019-07-24
13:45
Kochi Kochi University of Technology Design Space Search Applying Bayesian Optimization to High-level Design Flow
Ryohei Nakayama (UTokyo), Hiromitsu Awano (Osaka Univ.), Makoto Ikeda (UTokyo) ISEC2019-57 SITE2019-51 BioX2019-49 HWS2019-52 ICSS2019-55 EMM2019-60
Now that circuit scale is increasing, high-level synthesis technology that designs circuits using high-level programming... [more] ISEC2019-57 SITE2019-51 BioX2019-49 HWS2019-52 ICSS2019-55 EMM2019-60
pp.369-374
ISEC, SITE, ICSS, EMM, HWS, BioX, IPSJ-CSEC, IPSJ-SPT [detail] 2019-07-24
14:35
Kochi Kochi University of Technology Design of High Performance Processor for Paillier Algorithm With Homomorphism
Chun Cai, Hiromitsu Awano, Makoto Ikeda (Tokyo Univ.) ISEC2019-59 SITE2019-53 BioX2019-51 HWS2019-54 ICSS2019-57 EMM2019-62
 [more] ISEC2019-59 SITE2019-53 BioX2019-51 HWS2019-54 ICSS2019-57 EMM2019-62
pp.383-388
HWS, VLD 2019-02-28
16:20
Okinawa Okinawa Ken Seinen Kaikan Design of High-Speed Gaussian Sampler Using Micciancio-Walter Algorithm
Keitaro Koga (UTokyo), Hiromitsu Awano (Osaka Univ.), Makoto Ikeda (UTokyo) VLD2018-119 HWS2018-82
 [more] VLD2018-119 HWS2018-82
pp.157-162
HWS, VLD 2019-03-01
15:45
Okinawa Okinawa Ken Seinen Kaikan On Machine Learning Attack Tolerance for PUF-based Device Authentication System
Tomoki Iizuka (UTokyo), Yasuhiro Ogasahara, Toshihiro Katashita, Yohei Hori (AIST), Hiromitsu Awano (Osaka Univ.), Makoto Ikeda (UTokyo) VLD2018-133 HWS2018-96
Double-Arbiter PUF (DAPUF) and PL-PUF are known to be highly resistant to machine learning attacks.
In this paper, we p... [more]
VLD2018-133 HWS2018-96
pp.237-242
HWS
(2nd)
2018-12-13
16:10
Tokyo Tokyo Univ. Takeda Bldg. Takeda Hall [Poster Presentation] Modeling Attacks on Double-Arbiter PUF Using End-to-End Deep Neural Network
Tomoki Iizuka, Hiromitsu Awano, Makoto Ikeda (UTokyo)
(Advance abstract in Japanese is available) [more]
HWS
(2nd)
2018-12-13
16:10
Tokyo Tokyo Univ. Takeda Bldg. Takeda Hall [Poster Presentation] Base Sampler Design of Micciancio-Walter Algorithm on ASIC
Keitaro Koga, Hiromitsu Awano, Makoto Ikeda (UTokyo)
(Advance abstract in Japanese is available) [more]
HWS, ICD 2018-10-29
13:50
Osaka Kobe Univ. Umeda Intelligent Laboratory Hardware Design of High Precision Discrete Gaussian Sampler for Lattice-based Cryptography
Keitaro Koga (UTokyo), Awano Hiromitsu (VDEC), Ikeda Makoto (UTokyo) HWS2018-49 ICD2018-41
Since quantum computer is developed to be more practical, Post-Quantum Cryptography (PQC) that is not solved with quantu... [more] HWS2018-49 ICD2018-41
pp.13-18
HWS
(2nd)
2018-03-03
10:00
Okinawa   Hardware Design of Low-Latency ECDSA Signature Generation
Shotaro Sugiyama, Hiromitsu Awano, Makoto Ikeda (UTokyo)
(Advance abstract in Japanese is available) [more]
HWS
(2nd)
2018-03-03
10:25
Okinawa   Implementation of Small-Footprint Co-Processor for Elliptic-Curve Digital-Signature-Algorithm on 256-bit Prime Fields
Ryosuke Saito, Hiromitsu Awano, Makoto Ikeda (The Univ. of Tokyo)
(Advance abstract in Japanese is available) [more]
HWS
(2nd)
2018-03-03
11:15
Okinawa   Evaluation of a 65nm CMOS 12th-extension Prime Field Computation Unit for Optimal Ate Pairing
Tadayuki Ichihashi, Hiromitsu Awano, Makoto Ikeda (Univ. Tokyo)
(Advance abstract in Japanese is available) [more]
HWS
(2nd)
2018-03-03
11:40
Okinawa   Parallel Hardware Implementation of Polynomial Multiplier Based on Number Theoretic Transform
Keitaro Koga, Hiromitsu Awano, Makoto Ikeda (UTokyo)
(Advance abstract in Japanese is available) [more]
VLD, HWS
(Joint)
2018-03-02
14:30
Okinawa Okinawa Seinen Kaikan Modeling Attacks on Double-Arbiter PUF Using Deep Neural Network
Tomoki Iizuka, Hiromitsu Awano, Makoto Ikeda (UTokyo) VLD2017-127
A deep neural network-based modeling attack for Double-Arbiter PUF (DAPUF) is proposed. Although DAPUF is known to be hi... [more] VLD2017-127
pp.231-236
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2017-11-06
13:00
Kumamoto Kumamoto-Kenminkouryukan Parea Optimization of Cryptographic Hardware for Optimal Ate Pairing over BN Curves
Tadayuki Ichihashi, Hiromitsu Awano, Makoto Ikeda (Tokyo Univ.) VLD2017-30 DC2017-36
 [more] VLD2017-30 DC2017-36
pp.19-24
 Results 21 - 40 of 70 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan