IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 16 of 16  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICD, CPSY 2015-12-17
12:55
Kyoto Kyoto Institute of Technology [Invited Talk] A Study on Sensing System for Human Activity Recognition
Yohei Nakata (Panasonic Corp.) ICD2015-66 CPSY2015-79
This paper presents a study on sensing system for human activity recognition, which can support elderly people and famil... [more] ICD2015-66 CPSY2015-79
pp.19-23
ICD 2014-01-28
15:00
Kyoto Kyoto Univ. Tokeidai Kinenkan [Poster Presentation] Low-Latency Dual Core Lockstep Architecture with Dependable Memory
Go Matsukawa, Yohei Nakata, Hiroshi Kawaguchi (Kobe Univ.), Masahiko Yoshimoto (Kobe Univ./JST) ICD2013-124
 [more] ICD2013-124
p.57
ICD 2014-01-28
15:00
Kyoto Kyoto Univ. Tokeidai Kinenkan [Poster Presentation] An Autonomous Control Cache Memory for Dynamic Variation Tolerance with Bit-Enhancing Memory
Yuta Kimi, Yohei Nakata, Shunsuke Okumura, Jinwook Jung, Takuya Sawada, Taku Toshikawa (Kobe Univ.), Makoto Nagata (Kobe Univ./JST CREST), Hirofumi Nakano, Makoto Yabuuchi, Hidehiro Fujiwara, Koji Nii, Hiroyuki Kawai (Renesas Electronics Corporation), Hiroshi Kawaguchi (Kobe Univ.), Masahiko Yoshimoto (Kobe Univ./JST CREST) ICD2013-125
Processor reliability is getting more critical issue since technology scaling degrades processor tolerance against power... [more] ICD2013-125
p.59
ICD 2013-04-11
16:45
Ibaraki Advanced Industrial Science and Technology (AIST) Spin-Transfer Torque RAM Cache Energy Reduction Using Zero-Data Flags
Yuta Kimi, Jinwook Jung, Yohei Nakata, Masahiko Yoshimoto, Hiroshi Kawaguchi (Kobe Univ.) ICD2013-10
In this paper, we propose an energy reduction scheme for Spin-Transfer Torque RAM (STT-RAM) Caches. Introducing STT-RAM ... [more] ICD2013-10
pp.47-52
ICD, SDM 2012-08-02
09:10
Hokkaido Sapporo Center for Gender Equality, Sapporo, Hokkaido A Variation-Aware Low-Voltage Set-Associative Cache with Mixed-Associativity
Jinwook Jung, Yohei Nakata, Shunsuke Okumura, Hiroshi Kawaguchi, Masahiko Yoshimoto (Kobe Univ.) SDM2012-63 ICD2012-31
In this paper, we propose the mixed associativity scheme using 7T/14T SRAM, which can reduce the minimum operating volta... [more] SDM2012-63 ICD2012-31
pp.1-6
ICD 2012-04-24
15:15
Iwate Seion-so, Tsunagi Hot Spring (Iwate) Low-Energy Block-Level Instantaneous Comparison 7T SRAM for Dual Modular Redundancy
Yohei Umeki, Shunsuke Okumura, Yohei Nakata, Koji Yanagida, Yuki Kagiyama, Shusuke Yoshimoto, Hiroshi Kawaguchi (Kobe Univ.), Masahiko Yoshimoto (Kobe Univ./JST) ICD2012-16
This paper proposes a 7T SRAM that realizes a block-level instantaneous comparison feature. The proposed SRAM is useful ... [more] ICD2012-16
pp.85-90
ICD, IPSJ-ARC 2012-01-20
10:30
Tokyo   Associativity-Variable Cache to Adaptively Expand Operating Voltage Margin
Jinwook Jung, Yohei Nakata, Shunsuke Okumura, Hiroshi Kawaguchi (Kobe Univ.), Masahiko Yoshimoto (JST) ICD2011-139
This paper presents a dependable cache memory for which associativity can be reconfigured dynamically. The proposed asso... [more] ICD2011-139
pp.55-60
CPSY 2011-10-21
09:30
Hyogo   Dependability evaluation of processor using the dependable SRAM by system-level fault injection
Yusuke Takeuchi, Yohei Nakata (Kobe Univ.), Yasuhiro Ito, Yasuo Sugure, Shigeru Oho (Hitachi), Shunsuke Okumura, Hiroshi Kawaguchi (Kobe Univ.), Masahiko Yoshimoto (Kobe Univ./JST) CPSY2011-25
We propose a fault-injection system (FIS) that can inject faults such as read/write margin failures and soft errors into... [more] CPSY2011-25
pp.1-6
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2010-12-01
09:50
Fukuoka Kyushu University Fault-Injection using Virtualized Environment for Validating Automotive Systems
Yasuhiro Ito (Hitachi.), Yohei Nakata, Hiroshi Kawaguchi (Kobe Univ.), Masahiko Yoshimoto (Kobe Univ./JST), Yasuo Sugure, Shigeru Oho (Hitachi.) VLD2010-73 DC2010-40
Fault Injection System: a system level co-simulation environment with fault-injection in memory access was developed. It... [more] VLD2010-73 DC2010-40
pp.119-123
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2010-12-01
10:10
Fukuoka Kyushu University Evaluation and Verification of Dependable Processor Architecture Using System-Level Fault-Injection Scheme
Yohei Nakata (Kobe Univ.), Yasuhiro Ito, Yasuo Sugure, Shigeru Oho (Hitachi Ltd.), Hiroshi Kawaguchi (Kobe Univ.), Masahiko Yoshimoto (Kobe Univ./JST) VLD2010-74 DC2010-41
We develop a fault case generator that can generate memory failures in aprocessor-in-the-loop simulation. The fault inje... [more] VLD2010-74 DC2010-41
pp.125-130
IPSJ-SLDM, SIP, IE, ICD [detail] 2010-10-05
14:00
Chiba Makuhari Messe, International Conference Hall 7T SRAM Enabling Low-Energy Simultaneous Block Copy
Shunsuke Okumura, Yuki Kagiyama, Shusuke Yoshimoto, Kosuke Yamaguchi, Yohei Nakata, Hiroshi Kawaguchi, Masahiko Yoshimoto (Kobe Univ.) SIP2010-57 ICD2010-71 IE2010-75
This paper proposes 7T SRAM which realizes block level simultaneous copying feature. The proposed SRAM can be used for d... [more] SIP2010-57 ICD2010-71 IE2010-75
pp.49-54
PRMU, HIP 2010-03-16
12:20
Kagoshima Kagoshima Univ. Improvement of Accuracy in Bayesian Hidden Markov Model Approach for Sports Event Detection
Tomohiro Yazaki (Waseda Univ.), Toshie Misu (NHK), Yohei Nakada, Shigeru Motoi, Go Kobayashi, Takashi Matsumoto (Waseda Univ.), Nobuyuki Yagi (NHK) PRMU2009-301 HIP2009-186
The problem of detecting the occurrence of target events in a given data sequence can be found in many fields , such as ... [more] PRMU2009-301 HIP2009-186
pp.401-406
PRMU 2009-03-13
15:50
Miyagi Tohoku Institute of Technology Semi-supervised learning scheme using Dirichlet process EM-algorithm
Tomoaki Kimura, Yohei Nakada (Waseda Univ.), Arnaud Doucet (ISM), Takashi Matsumoto (Waseda Univ.) PRMU2008-251
Learning with dataset which contains both labeled data and unlabeled data
is often called semi-supervised learning pro... [more]
PRMU2008-251
pp.77-82
PRMU 2009-02-19
11:00
Tokyo Univ. of Tokyo (IIS) Face Detection with Dirichlet Process EM
Yu Goto, Tomoaki Kimura (Waseda Univ.), Atsushi Matsui (NHK), Yohei Nakada, Takashi Matsumoto (Waseda Univ.) PRMU2008-214
This paper proposes a nonparametric Bayesian scheme to improve computational efficiency of probabilistic face detection.... [more] PRMU2008-214
pp.37-42
PRMU 2009-02-20
10:00
Tokyo Univ. of Tokyo (IIS) Maximum A Posteriori Estimation For Dirichlet Process Language Models
Takaaki Tokuda, Tomoaki Kimura, Yohei Nakada, Takashi Matsumoto (Waseda Univ.) PRMU2008-226
In recent years, Mixture distributions with Dirichlet Process (DP) prior have been successfully applied to many practica... [more] PRMU2008-226
pp.109-114
PRMU 2007-10-26
09:30
Miyagi Hotel Matsushima Daikansou Sequential Monte Carlo Object Tracking with a Histogram-based Observation Model
Yuichi Miyajima (Waseda Univ.), Atsushi Matsui (NHK/Waseda Univ.), Yohei Nakada, Takashi Matsumoto (Waseda Univ.) PRMU2007-105
 [more] PRMU2007-105
pp.75-80
 Results 1 - 16 of 16  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan