IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 41 - 60 of 70 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
RECONF 2011-09-26
10:45
Aichi Nagoya Univ. Wavepipelining on A Ultra Low Power Reconfigurable Accelerator CMA-1.
Nobuaki Ozaki, Yoshihiro Yasuda, Yoshiki Saito, Daisuke Ikebuchi, Masayuki Kimura, Hideharu Amano (Keio Univ.), Hiroshi Nakamura (Univ. of Tokyo), Kimiyoshi Usami (Shibaura Inst. of Tech.), Mitaro Namiki (Tokyo Univ. of Agriculture and Tech.), Masaaki Kondo (The Univ. of Electro-Communications) RECONF2011-22
CMA(Cool Mega-Array)-1 is a prototype media accelerator consisting of a large PE array which includes 24bit 8 × 8 PEs wi... [more] RECONF2011-22
pp.1-6
RECONF 2011-05-13
10:45
Hokkaido Hokkaido Univ. (Faculty of Eng., B3 Bldg.) Optimization of Application Programs of SLD-1 : A Low Power Accelarator
Nobuaki Ozaki, Yoshihiro Yasuda, Yoshiki Saito, Daisuke Ikebuchi, Masayuki Kimura, Hideharu Amano (Keio Univ.), Hiroshi Nakamura (Univ. of Tokyo), Kimiyoshi Usami (Shibaura Tech. Univ.), Mitaro Namiki (Tokyo Univ. of Agriculture and Tech.), Masaaki Kondo (Tokyo Univ. of Electro-Communication) RECONF2011-15
SLD(Silent Large Datapath)-1 is a prototype media accelerator consisting of a large PE array which includes 24bit 8 × 8 ... [more] RECONF2011-15
pp.85-90
IN, NS
(Joint)
2011-03-04
14:30
Okinawa Okinawa Convention Center A Study on Dynamic Resource Allocation for Network Control Server
Eriko Iwasa, Hiroyuki Nakamura, Junji Yamanaka (NTT Corp.) NS2010-292
According to the increase of ICT-driven terminals and the diversification of services offering in communication network ... [more] NS2010-292
pp.735-740
RECONF, VLD, CPSY, IPSJ-SLDM [detail] 2011-01-18
14:50
Kanagawa Keio Univ (Hiyoshi Campus) Silent Large Datapath : A Ultra Low Power Accelarater
Yoshihiro Yasuda, Nobuaki Ozaki, Masayuki Kimura, Yoshiki Saito, Daisuke Ikebuchi, Hideharu Amano (Keio Univ.), Hiroshi Nakamura (Univ. of Tokyo), Kimiyoshi Usami (Shibaura Inst. Tech.), Mitaro Namiki (Tokyo Univ. of Agriculture and Tech.), Masaaki Kondo (Univ. of Electro-Communications) VLD2010-109 CPSY2010-64 RECONF2010-78
Silent Large Datapath (SLD) is a low power reconfigurable accelerator for high performance embedded
systems. By using a... [more]
VLD2010-109 CPSY2010-64 RECONF2010-78
pp.169-174
RECONF, VLD, CPSY, IPSJ-SLDM [detail] 2011-01-18
15:10
Kanagawa Keio Univ (Hiyoshi Campus) Real Chip evaluation of Silent Large Datapath:A Ultra Low Power Accelarater
Nobuaki Ozaki, Yoshihiro Yasuda, Yoshiki Saito, Daisuke Ikebuchi, Masayuki Kimura, Hideharu Amano (Keio Univ.), Hiroshi Nakamura (Univ. of Tokyo), Kimiyoshi Usami (Shibaura Inst. Tech.), Mitaro Namiki (Tokyo Univ. of Agriculture and Tech.), Masaaki Kondo (Univ. of Electro-Communications) VLD2010-110 CPSY2010-65 RECONF2010-79
Battery driven multi-media applications require both high performance and energy efficiency. Recon-figurable... [more] VLD2010-110 CPSY2010-65 RECONF2010-79
pp.175-180
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2010-11-30
10:10
Fukuoka Kyushu University A study of high-performance asynchronous network-on-chip focused on bias of packets transfer routes
Satoshi Takeyasu, Masashi Imai, Hiroshi Nakamura (Tokyo Univ.) VLD2010-66 DC2010-33
GALS-NoC is recently paid attention. Beside, NoC have commonly bias of packets transfer routes by regularity of network ... [more] VLD2010-66 DC2010-33
pp.67-72
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2010-11-30
14:15
Fukuoka Kyushu University Accurate Delay Analysis Method of Power-Gated Circuit
Seidai Takeda, Kim Kyundong, Hiroshi Nakamura (Univ. of Tokyo), Kimiyoshi Usami (Shibaura Inst. of Tech.) VLD2010-70 DC2010-37
We present a noble delay computation methodology for cluster-based power-gated circuit. Our scheme can compute circuit d... [more] VLD2010-70 DC2010-37
pp.93-98
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2008-11-17
13:50
Fukuoka Kitakyushu Science and Research Park Preliminary Evaluations of SMA: A Massive Array of Low-Power Reconfigurable Processors
Hideharu Amano (Keio Univ.), Kyundong Kim (Tokyo Univ.), Hiroki Matsutani, Vasutan Tunbungheng, Yoshihiro Yasuda (Keio Univ.), Masaaki Kondo (The University of Electro-Communications), Hiroshi Nakamura (Tokyo Univ.), Kimiyoshi Usami (Shibaura Inst. of Tech.) RECONF2008-40
SMA (Silent Mega Array) is a highly energy efficient
coarse-grained reconfigurable system.
By mapping a data-flow grap... [more]
RECONF2008-40
pp.9-14
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2008-11-19
11:15
Fukuoka Kitakyushu Science and Research Park Leakage Power Reduction Method for Dual-Rail Four-Phase Asynchronous Circuits Using Multi-Vth Transistors
Koei Takada, Masashi Imai, Hiroshi Nakamura, Takashi Nanya (U. of Tokyo) VLD2008-90 DC2008-58
Dual-rail four-phase asynchronous circuits are well-known for their benefits in terms of delay variation tolerance. On t... [more] VLD2008-90 DC2008-58
pp.183-188
ICD, IPSJ-ARC 2008-05-14
15:30
Tokyo   A Fine Grain Dynamic Sleep Control Scheme in Superscalar Processor
Yu Kojima, Daisuke Ikebuchi, Naomi Seki, Yohei Hasegawa, Hideharu Amano (Keio Univ.), Toshihiro Kashima, Seidai Takeda, Toshiaki Shirai, Mitsutaka Nakata, Kimiyoshi Usami (Shibaura Inst of Tech), Tetsuya Sunada, Jun Kanai, Mitaro Namiki (Tokyo Univ. of Agri & Tech), Masaaki Kondo, Hiroshi Nakamura (Univ. of Tokyo)
Geyser-0 is a low power MIPS R3000 processor which uses a novel fine grain power gating technique to computational units... [more] ICD2008-33
pp.87-92
VLD, CPSY, RECONF, DC, IPSJ-SLDM, IPSJ-ARC
(Joint) [detail]
2007-11-20
10:55
Fukuoka Kitakyushu International Conference Center A process-variation-aware low-power technique using current control
Kyun-dong Kim, Masashi Imai, Masaaki Kondo, Hiroshi Nakamura, Takashi Nanya (Univ. of Tokyo) VLD2007-76 DC2007-31
Due to process variations, the difference of the operation speed between pipeline stages is increased,resulting in a num... [more] VLD2007-76 DC2007-31
pp.37-42
ICD, IPSJ-ARC 2007-05-31
16:45
Kanagawa   A fine grain dynamic sleep control scheme in MIPS R3000
Naomi Seki, Yohei Hasegawa, Hideharu Amano (Keio Univ.), Naoaki Ohkubo, Seidai Takeda, Toshihiro Kashima, Toshiaki Shirai, Kimiyoshi Usami (Shibaura Inst. Tech.), Masaaki Kondo, Hiroshi Nakamura (U. of Tokyo)
 [more] ICD2007-25
pp.49-54
ICD, IPSJ-ARC 2007-06-01
13:15
Kanagawa   The Concept of Innovative Power Control for Ultra Low-Power and High-Performance System LSIs
Hiroshi Nakamura (Univ. of Tokyo), Hideharu Amano (Keio Univ.), Kimiyoshi Usami (Shibaura Inst. Tech.), Mitaro Namiki (TUAT), Masashi Imai, Masaaki Kondo (Univ. of Tokyo)
 [more] ICD2007-30
pp.79-84
CS 2007-01-11
15:30
Okinawa Yonaguni (Okinawa) [Special Talk] Telemedicine to support emergency medicine in remote districts and isolated islands -- The current status and the future possibilities at Okinawa Prefecture --
Ichiro Kukita, Kouji Nakamura, Yuichiro Tamaki (Univ. Ryukyus), Yasunori Hanamura (Yonaguni muni. clinic), Katsuhiko Yokota, Hiroshi Yasuda (Univ. of Tokyo) CS2006-83
Okinawa Prefecture consists of tens of islands scattered over the large ocean with 120,000 populations. Once serious em... [more] CS2006-83
pp.73-75
ICD, SDM 2006-08-17
10:20
Hokkaido Hokkaido University Low power delay-insensitive asynchronous curcuits using 1-out-of-4 encoding.
Tomohiro Fujii, Masashi Imai, Hiroshi Nakamura, Takashi Nanya (Univ. of Tokyo)
 [more] SDM2006-128 ICD2006-82
pp.19-24
ICD, IPSJ-ARC 2006-06-08
11:00
Kanagawa   Reducing Energy Consumption of the Dynamic Scheduling Logic by Instruction Grouping
Hiroshi Sasaki, Masaaki Kondo, Hiroshi Nakamura (Univ. of Tokyo)
 [more] ICD2006-42
pp.13-18
CPSY, DC 2006-04-14
16:50
Tokyo Takeda Hall [Panel Discussion] [Panel Discussion] Dependability and Security -- Device, Architecture and Software --
Shuichi Sakai, Hiroshi Nakamura, Masahiro Goshima (Univ. Tokyo), Satoshi Matsuoka (TITECH), Mikio Hashimoto (Toshiba), Kiyoshi Kohiyama (Fujitsu Labs.), Tomohiro Nakamura (Hitachi)
Dependability and security are two of the most significant things in information systems. Dependability, however, is com... [more] CPSY2006-12 DC2006-12
p.67
MW 2005-12-16
09:00
Hiroshima   Optimum Design Considerations for a Radio Receiving System with an Optical Modulator
Hironori Nakamura, Yasuyoshi Ogata, Kensuke Suenaga, Takeshi Morichika, Kazuhisa Haeiwa (Hiroshima City Univ.), Yoshikazu Toba (NEC TOKIN)
We have developed a radio wave receiving system with an LN optical modulator without power supply for UHF band TV relay ... [more] MW2005-128
pp.1-6
ICD 2005-12-15
13:50
Kochi   A DVFS Method for High-Performance and Low-Power Chip Multiprocessors
Masaaki Kondo, Hiroshi Nakamura (Univ. of Tokyo)
 [more] ICD2005-186
pp.19-24
ICD 2005-12-15
14:15
Kochi   Adaptive Instruction Cascading on GALS Microprocessors
Hiroshi Sasaki, Masaaki Kondo, Hiroshi Nakamura (Univ. of Tokyo)
As difficulty and the costs of distributing a single global clock throughout a processor is growing generation by genera... [more] ICD2005-187
pp.25-30
 Results 41 - 60 of 70 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan