IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev VLD Conf / Next VLD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on VLSI Design Technologies (VLD) [schedule] [select]
Chair Takashi Takenana (NEC)
Vice Chair Hiroyuki Ochi (Ritsumeikan Univ.)
Secretary Daisuke Fukuda (Fujitsu Labs.), Shinobu Nagayama (Hiroshima City Univ.)
Assistant Parizy Matthieu (Fujitsu Labs.)

Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM) [schedule] [select]
Chair Kiyoharu Hamaguchi (Shimane Univ.)
Secretary Takeo Nishide (Toshiba), Yasuhiro Takashima (Univ. of Kitakyushu), Ko Kyo (Panasonic)

Conference Date Wed, May 10, 2017 13:30 - 16:50
Topics System Design, etc. 
Conference Place  
Transportation Guide http://www.convention-a.jp/en/
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Wed, May 10 PM 
13:30 - 14:45
(1)
VLD
13:30-13:55 VLD2017-1
(2) 13:55-14:20  
(3) 14:20-14:45  
  14:45-15:00 Break ( 15 min. )
Wed, May 10 PM 
15:00 - 15:50
(4)
VLD
15:00-15:25 A Method of Layout Pattern Classification Using Clustering VLD2017-2 Shuhei Ishino, Mitsuru Hasegawa, Kunihiro Fujiyoshi (TUAT)
(5) 15:25-15:50  
  15:50-16:05 Break ( 15 min. )
Wed, May 10 PM 
16:05 - 16:50
(6)
VLD
16:05-16:50 [Invited Talk]
Launch of IEEE CEDA All Japan Joint Chapter and Its Role VLD2017-3
Atsushi Takahashi (Tokyo Tech)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
VLD Technical Committee on VLSI Design Technologies (VLD)   [Latest Schedule]
Contact Address Daisuke Fukuda (Fujitsu Laboratories)
E--mail: d- 
Announcement See also VLD's homepage:
http://www.ieice.org/~vld/
IPSJ-SLDM Special Interest Group on System and LSI Design Methodology (IPSJ-SLDM)   [Latest Schedule]
Contact Address Yasuhiro Takashima (University of Kitakyushu)
Email sldm2015isenvk-u 
Announcement Please see the IPSJ-SLDM page below:
http://www.sig-sldm.org/


Last modified: 2017-04-10 18:39:35


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to VLD Schedule Page]   /   [Return to IPSJ-SLDM Schedule Page]   /  
 
 Go Top  Go Back   Prev VLD Conf / Next VLD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan