IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on VLSI Design Technologies (VLD)  (2018 - )

Chair: Noriyuki Minegishi (Mitsubishi Electric) Vice Chair: Nozomu Togawa (Waseda Univ.)
Secretary: Koyo Nitta (NTT), Yukihide Odaira (Aizu Univ.)

[Go to Official VLD Homepage (Japanese)] 
 Schedule  (Sort by: Date Ascending)
 Results 1 - 3 of 3  /   
Date Place Topics Joint Deadline Select Menu
Mon, May 14, 2018
- Tue, May 15
Institute of Industrial Science, University of Tokyo LSI and System Workshop 2018 ICD, CPSY, DC, HWS, IPSJ-SLDM, IPSJ-ARC
(2nd)
[unfixed]
  • Detailed Info.
       (Japanese)
     
  • Wed, May 16, 2018
    Kitakyushu International Conference Center System Design, etc. IPSJ-SLDM [Thu, Mar 15]
  • Detailed Info.
       (Japanese)
  • Regist. Closed
  • Adv. Program 
  • Thu, Jun 14, 2018
    - Fri, Jun 15
    Hokkaido Univ. (Frontier Research in Applied Sciences Build.) System and Signal Processing, etc CAS, SIP, MSS [Sun, Apr 15]
  • Detailed Info.
       (Japanese)
  • Regist. Closed
  • Adv. Program 
  •  Results 1 - 3 of 3  /   


    [Return to Top Page]

    [Return to IEICE Web Page]


    The Institute of Electronics, Information and Communication Engineers (IEICE), Japan