IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2018-03-16 14:15
Study on Conductor Pattern Design of a EMI Filter using Topology Optimization
Katsuya Nomura (TCRDL), Hiroki Bo, Shintaro Yamasaki, Kentaro Yaji (Osaka Univ.), Atsuhiro Takahashi, Takashi Kojima (TCRDL), Kikuo Fujita (Osaka Univ.) EMCJ2017-112
Abstract (in Japanese) (See Japanese page) 
(in English) Topology optiization, which is a method to calculate the optimal structure, was applied for a conductor pattern optimization of a EMI filter. We used the grayscale-free topology optimization which avoided grayscale elements concerned to affect adversely in conductor optimization. Optimization was carried out to a EMI filter of a double-sided board which differs dominant noise components depending on circuit parameter settings. As a result, when the conduction noise is dominant, conductor pattern have expanded to reduce parasitic inductances of pathes to bypass capacitors; on the other hand, when the induction current due to the magnetic field coupling is dominant, the coupled conductors have taken a distance each other. These result showed that the proposed method enabled to change the conductor pattern appropriately according to the main noise component and improve the performance of the EMI filter.
Keyword (in Japanese) (See Japanese page) 
(in English) topology optimization / conductor pattern / EMI filter / grayscale-free / / / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 510, EMCJ2017-112, pp. 43-48, March 2018.
Paper # EMCJ2017-112 
Date of Issue 2018-03-09 (EMCJ) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF EMCJ2017-112

Conference Information
Committee EMCJ MICT  
Conference Date 2018-03-16 - 2018-03-16 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) EMC 
Paper Information
Registration To EMCJ 
Conference Code 2018-03-EMCJ-MICT 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Study on Conductor Pattern Design of a EMI Filter using Topology Optimization 
Sub Title (in English)  
Keyword(1) topology optimization  
Keyword(2) conductor pattern  
Keyword(3) EMI filter  
Keyword(4) grayscale-free  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Katsuya Nomura  
1st Author's Affiliation Toyota Central R&D Labs./Osaka University (TCRDL)
2nd Author's Name Hiroki Bo  
2nd Author's Affiliation Osaka University (Osaka Univ.)
3rd Author's Name Shintaro Yamasaki  
3rd Author's Affiliation Osaka University (Osaka Univ.)
4th Author's Name Kentaro Yaji  
4th Author's Affiliation Osaka University (Osaka Univ.)
5th Author's Name Atsuhiro Takahashi  
5th Author's Affiliation Toyota Central R&D Labs. (TCRDL)
6th Author's Name Takashi Kojima  
6th Author's Affiliation Toyota Central R&D Labs. (TCRDL)
7th Author's Name Kikuo Fujita  
7th Author's Affiliation Osaka University (Osaka Univ.)
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2018-03-16 14:15:00 
Presentation Time 25 minutes 
Registration for EMCJ 
Paper # EMCJ2017-112 
Volume (vol) vol.117 
Number (no) no.510 
Page pp.43-48 
#Pages
Date of Issue 2018-03-09 (EMCJ) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan