IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2017-10-20 09:30
On the generation of constrained locating arrays using an SMT solver
Hao Jin (Osaka Univ.), Eun-Hye Choi (AIST), Tatsuhiro Tsuchiya (Osaka Univ.) SS2017-30 DC2017-29
Abstract (in Japanese) (See Japanese page) 
(in English) Combinatorial interaction testing (CIT) is a well-known testing strategy for software systems. We inves-
tigate a new CIT approach which uses locating arrays as test suites, since this can enable not only fault detection but
also fault identification. Existing studies on locating arrays do not take into account constraints over test parameters.
As real-world systems usually have such constraints, this approach has had limited applicability thus far. To cope
with the problem, we introduce the notion of Constrained Locating Arrays (CLAs) which can deal with constraints
and propose a method for automatically generating CLAs using an SMT solver.
Keyword (in Japanese) (See Japanese page) 
(in English) locating array / constrained locating array / combinatorial interaction testing / SMT solver / / / /  
Reference Info. IEICE Tech. Rep., vol. 117, no. 249, DC2017-29, pp. 55-60, Oct. 2017.
Paper # DC2017-29 
Date of Issue 2017-10-12 (SS, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SS2017-30 DC2017-29

Conference Information
Committee SS DC  
Conference Date 2017-10-19 - 2017-10-20 
Place (in Japanese) (See Japanese page) 
Place (in English) Kochi City Culture-plaza CUL-PORT 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Software System and Dependability on Network, etc 
Paper Information
Registration To DC 
Conference Code 2017-10-SS-DC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) On the generation of constrained locating arrays using an SMT solver 
Sub Title (in English)  
Keyword(1) locating array  
Keyword(2) constrained locating array  
Keyword(3) combinatorial interaction testing  
Keyword(4) SMT solver  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hao Jin  
1st Author's Affiliation Osaka University (Osaka Univ.)
2nd Author's Name Eun-Hye Choi  
2nd Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
3rd Author's Name Tatsuhiro Tsuchiya  
3rd Author's Affiliation Osaka University (Osaka Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2017-10-20 09:30:00 
Presentation Time 30 minutes 
Registration for DC 
Paper # SS2017-30, DC2017-29 
Volume (vol) vol.117 
Number (no) no.248(SS), no.249(DC) 
Page pp.55-60 
#Pages
Date of Issue 2017-10-12 (SS, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan