IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-10-27 15:05
Towards a Zone-based Verification for DTPDA with Clock Freezing
Sho Hiraoka, Shoji Yuen (Nagoya Univ.) SS2016-25 DC2016-27
Abstract (in Japanese) (See Japanese page) 
(in English) We present a zone construction for the dense timed pushdown automata with freezing ages as a discretization method to verify the state reachablity property.
The dense timed pushdown automata (DTPDA) by Abdullah et el. has been proposed as a behavioral model for time dependent programs with the decidability of the state reachability.
Li et al. shows the clock freezing mechanism added to DTPDA (DTDPA-F) still preserves the state reachability under some condition.
To prove the reachability, a region construction method was used to discretize DTPDA and DTPDA-F.
We propose a zone construction method for discretization of DTPDA-F extending
that by Ausmees to make the verificaiton more efficient.
Keyword (in Japanese) (See Japanese page) 
(in English) Timed Automata / Pushdown automata / Zone consutruction / Clock freezing / / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 277, SS2016-25, pp. 43-48, Oct. 2016.
Paper # SS2016-25 
Date of Issue 2016-10-20 (SS, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SS2016-25 DC2016-27

Conference Information
Committee DC SS  
Conference Date 2016-10-27 - 2016-10-28 
Place (in Japanese) (See Japanese page) 
Place (in English) Hikone Kinro-Fukushi Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Software System and Dependability on Network, etc 
Paper Information
Registration To SS 
Conference Code 2016-10-DC-SS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Towards a Zone-based Verification for DTPDA with Clock Freezing 
Sub Title (in English)  
Keyword(1) Timed Automata  
Keyword(2) Pushdown automata  
Keyword(3) Zone consutruction  
Keyword(4) Clock freezing  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Sho Hiraoka  
1st Author's Affiliation Nagoya University (Nagoya Univ.)
2nd Author's Name Shoji Yuen  
2nd Author's Affiliation Nagoya University (Nagoya Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2016-10-27 15:05:00 
Presentation Time 25 minutes 
Registration for SS 
Paper # SS2016-25, DC2016-27 
Volume (vol) vol.116 
Number (no) no.277(SS), no.278(DC) 
Page pp.43-48 
#Pages
Date of Issue 2016-10-20 (SS, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan