IEICE Technical Committee Submission System
Conference Paper's Information
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2008-06-12 11:45
Hardware Implementation of Run-time Learning for Object Recognition
Kazunori Kimura, Hiroyuki Ochi (Kyoto Univ.), Ryusuke Miyamoto (NAIST)
Abstract (in Japanese) (See Japanese page) 
(in English) Cascade Particle Filter is one of the latest
schemes which enables highly accurate object recognition.
In order to apply the scheme to embedded applications
such as surveillance, automobiles, and robotics,
a specialized processor or hardware implementation is indispensable
because of limitation of power consumption.
In this paper we propose a hardware implementation of
run-time learning process
that is the most computationally intensive part of
Cascade Particle Filter.
Implementation result shows that
the hardware on Virtex-5 FPGA
achieves real-time processing at 30 frames per second.
Keyword (in Japanese) (See Japanese page) 
(in English) object recognition / Cascade Particle Filter / boosting / hardware implementation / run-time learning / / /  
Reference Info. IEICE Tech. Rep., vol. 108, no. 85, SIS2008-5, pp. 23-28, June 2008.
Paper # SIS2008-5 
Date of Issue 2008-06-05 (SIS) 

Conference Information
Committee SIS  
Conference Date 2008-06-12 - 2008-06-13 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To SIS 
Conference Code 2008-06-SIS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Hardware Implementation of Run-time Learning for Object Recognition 
Sub Title (in English)  
Keyword(1) object recognition 
Keyword(2) Cascade Particle Filter 
Keyword(3) boosting 
Keyword(4) hardware implementation 
Keyword(5) run-time learning 
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kazunori Kimura  
1st Author's Affiliation Kyoto University (Kyoto Univ.)
2nd Author's Name Hiroyuki Ochi  
2nd Author's Affiliation Kyoto University (Kyoto Univ.)
3rd Author's Name Ryusuke Miyamoto  
3rd Author's Affiliation Nara Institute of Science and Technology (NAIST)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
Speaker
Date Time 2008-06-12 11:45:00 
Presentation Time 20 
Registration for SIS 
Paper # IEICE-SIS2008-5 
Volume (vol) IEICE-108 
Number (no) no.85 
Page pp.23-28 
#Pages IEICE-6 
Date of Issue IEICE-SIS-2008-06-05 


[Return to Top Page]

[Return to IEICE Home Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan