| Paper Abstract and Keywords |
| Presentation |
2008-05-09 15:00
On Synthesizing a Heterogeneous Multiprocessor System under Real-Time and SEU Vulnerability Constraints
Makoto Sugihara (Toyohashi Univ. of Tech./JST-CREST) |
| Abstract |
(in Japanese) |
(See Japanese page) |
| (in English) |
Utilizing a heterogeneous multiprocessor system has become a popular design paradigm to build an embedded
system at a cheap cost within short development time. A reliability issue, which is vulnerability to single event upsets (SEUs), has not been taken into account in a conventional design flow, while chip area, performance, and power consumption have been. This paper presents a system design paradigm in which a heterogeneous multiprocessor system is synthesized and its chip area is minimized under real-time and SEU vulnerability constraints. We build an MIP model for minimizing chip area
of a heterogeneous multiprocessor system under the constraints. Experimental results show that our design paradigm have achieved automatic generation of cost-competitive and reliable heterogeneous multiprocessor systems. |
| Keyword |
(in Japanese) |
(See Japanese page) |
| (in English) |
SEU / Soft Error / Real-Time / SEU Vulnerability / Heterogeneous Multiprocessor / / / |
| Reference Info. |
IEICE Tech. Rep., vol. 108, no. 23, VLD2008-13, pp. 37-42, May 2008. |
| Paper # |
VLD2008-13 |
| Date of Issue |
2008-05-01 (VLD) |
| Conference Information |
| Committee |
VLD IPSJ-SLDM |
| Conference Date |
2008-05-08 - 2008-05-09 |
| Place (in Japanese) |
(See Japanese page) |
| Place (in English) |
Kobe Univ. |
| Topics (in Japanese) |
(See Japanese page) |
| Topics (in English) |
System Design, etc. |
| Paper Information |
| Registration To |
VLD |
| Conference Code |
2008-05-VLD-SLDM |
| Language |
Japanese |
| Title (in Japanese) |
(See Japanese page) |
| Sub Title (in Japanese) |
(See Japanese page) |
| Title (in English) |
On Synthesizing a Heterogeneous Multiprocessor System under Real-Time and SEU Vulnerability Constraints |
| Sub Title (in English) |
|
| Keyword(1) |
SEU |
| Keyword(2) |
Soft Error |
| Keyword(3) |
Real-Time |
| Keyword(4) |
SEU Vulnerability |
| Keyword(5) |
Heterogeneous Multiprocessor |
| Keyword(6) |
|
| Keyword(7) |
|
| Keyword(8) |
|
| 1st Author's Name |
Makoto Sugihara |
| 1st Author's Affiliation |
Toyohashi University of Technology (Toyohashi Univ. of Tech./JST-CREST) |
| 2nd Author's Name |
|
| 2nd Author's Affiliation |
() |
| 3rd Author's Name |
|
| 3rd Author's Affiliation |
() |
| 4th Author's Name |
|
| 4th Author's Affiliation |
() |
| 5th Author's Name |
|
| 5th Author's Affiliation |
() |
| 6th Author's Name |
|
| 6th Author's Affiliation |
() |
| 7th Author's Name |
|
| 7th Author's Affiliation |
() |
| 8th Author's Name |
|
| 8th Author's Affiliation |
() |
| 9th Author's Name |
|
| 9th Author's Affiliation |
() |
| 10th Author's Name |
|
| 10th Author's Affiliation |
() |
| 11th Author's Name |
|
| 11th Author's Affiliation |
() |
| 12th Author's Name |
|
| 12th Author's Affiliation |
() |
| 13th Author's Name |
|
| 13th Author's Affiliation |
() |
| 14th Author's Name |
|
| 14th Author's Affiliation |
() |
| 15th Author's Name |
|
| 15th Author's Affiliation |
() |
| Speaker |
1 |
| Date Time |
2008-05-09 15:00:00 |
| Presentation Time |
25 |
| Registration for |
VLD |
| Paper # |
IEICE-VLD2008-13 |
| Volume (vol) |
IEICE-108 |
| Number (no) |
no.23 |
| Page |
pp.37-42 |
| #Pages |
IEICE-6 |
| Date of Issue |
IEICE-VLD-2008-05-01 |
|