電子情報通信学会  
ロゴ


  亀山 充隆

M.Kameyama, S.Kawahito and T.Higuchi,“A Multiplier Chip with Multiple-Valued Bidirectional Current-Mode Logic Circuits”, IEEE Computer, 21,4, pp.43-56 (1988).

M.Kameyama, T.Amada and T.Higuchi,“Highly Parallel Collision Detection Processor for Intelligent Robots”, IEEE Journal of Solid-State Circuits, 27, 4, pp.500-506 (1992).

Y.Fujioka, M.Kameyama and N.Tomabechi,“Reconfigurable Parallel VLSI Processor for Dynamic Control of Intelligent Robots”, IEE Proc.-Comput.Digit.Tech., 143, 1, pp.23-29 (1996).






| TOP | MENU | BACK |

(C) Copyright 2006 IEICE.All rights reserved.