電子情報通信学会  
ロゴ

室賀三郎

  1. “On the capacity of a discrete channel I”, by S. Muroga, Jour. of Phys. Society of Japan,
    Vol. 8, No. 4, pp. 484-494, 1953..

  2. “Computer-aided logic synthesis for VLSI chips”, by S. Muroga, Advances in Computers,
    vol.32, ed. by M. C. Yovits, Academic Press (publisher), San Diego, CA, pp. 1-103, 1991.

  3. “The transduction method - Design of logic networks based on permissible functions”,
    by S. Muroga, Y. Kambayashi, H. C. Lai and J. N. Culliney, IEEE TC, vol. 38,
    pp. 1404-1424, Oct. 1989.





| TOP | MENU | BACK |

(C) Copyright 2000 IEICE.All rights reserved.