Call for Papers

Special Section on Solid-State Circuit Design
— Architecture, Circuit, Device and Design Methodology

The IEICE (Institute of Electronics, Information and Communication Engineers) Transactions on Electronics announces a forthcoming special section on "Solid-State Circuit Design — Architecture, Circuit, Device and Design Methodology" to be published in April 2020.

Thanks to the continuous advancement in CMOS device scaling, the number of transistors on a VLSI chip has been ever increasing. It is reaching the level of 10 giga transistors on a single chip, the equivalent of the total number of neurons in the human brain. This would certainly provide us a great opportunity for new applications and information processing. Meanwhile, the demands for advanced circuit and design techniques for coping with leakage current and process variation are increasing. Recent SoCs integrate SRAM and analog circuits, and hence memory and analog circuits for low-voltage operation are expected. With these backgrounds, in order to continue growth of VLSI, the development of new applications and architectures as well as new circuit and design technologies is essential. The purpose of this Special Section is to explore and stimulate original researches related to the subjects. The papers are solicited from prospective authors interested in the related fields.

1. Scope
Possible topics include, but are not limited to:
- VLSI Architecture
- 3D Integrated Circuit
- SoC
- Memory Circuit
- Digital Circuit
- Analog Circuit
- Interface Circuit
- Design Methodology
- Low Power Technology
- Packaging Technology

2. Submission Instructions
The deadline for submission is July 19, 2019. Types of manuscripts for this Special Section are only PAPER and BRIEF PAPER. Manuscripts should be prepared according to the guidelines indicated in the Information for Authors; http://www.ieice.org/eng/shiori/mokuji_es.html. This special section will accept only papers by electronic submission. Prospective authors are requested to follow carefully the submission process described below.

Submit a paper and transfer copyright of the paper using the IEICE Web site https://review.ieice.org/regist/regist_baseinfo_e.aspx. Authors should choose the [Special-CD] Solid-State Circuit Design –Architecture, Circuit, Device and Design Methodology as a "Journal/Section" on the online screen. Do not choose [Regular-EC].

Inquiries to

A. Prof. Ken'ichi Hosoya
Department of Electrical Systems Engineering,
Hiroshima Institute of Technology,
Tel: +81-82-921-6468, Fax: +81-82-921-8972, e-mail: k.hosoya.fk@cc.it-hiroshima.ac.jp

3. Special Section Editorial Committee
Guest Editor: Makoto Nagata (Kobe Univ.)
Secretary: Ken'ichi Hosoya (Hiroshima Inst. of Tech.)
Guest Associate Editors: Ippei Akita (AIST), Daisuke Kanemoto (Yamanashi Univ.), Takao Kihara (Osaka Inst. of Tech.), Masayuki Sato (Tohoku Univ.), Zule Xu (Univ. of Tokyo), Ryuichi Fujimoto (Toshiba Memory), Yoshihiro Masui (Hiroshima Inst. of Tech.)

[IMPORTANT NOTICE]
*Authors must agree to the “Copyright Transfer and Page Charge Agreement” via electronic submission.
*Upon accepted for publication, all authors, including authors of invited papers, should pay the page charges covering partial the cost of publication around December 2019. If payment is not completed by 15 Jan., 2020, your manuscript will be handled as rejection.
*At least one of the authors must be an IEICE member when the manuscript is submitted for review. Invited papers are an exception. We recommend that authors unaffiliated with IEICE apply for membership. For membership applications, please visit the web-page, http://www.ieice.org/eng/join/member.html .