

— Call for Papers, Special Section on Circuits and Systems (Transactions A) —

Special Section Editorial Committee

This “*Special Section on Circuits and Systems*” is organized as a special section of the IEICE Transactions A (issued in June 2019). IEICE Engineering Sciences Society (ESS), System and Signal Processing Subsociety [composed of the Chair: Satoshi Yamane and Technical Committees on Circuits and Systems (CAS) (Chair: Hideaki Okazaki), Signal Processing (SIP) (Chair: Shogo Muramatsu), and Mathematical Systems Science and its Applications (MSS) (Chair: Morikazu Nakamura)] will hold this year’s “*Circuits and Systems Workshop*” in May 2018. This workshop is held once every year with this year being the 31st. It has become an established workshop among researchers and engineers in related fields. Nowadays, a lot of papers are presented and vigorous discussions are conducted. In addition to the high-quality papers presented in this workshop, by accumulating the results of the latest research from various fields, this Special Section aims to contribute to the further advancement of relevant fields. We cordially invite you to submit original papers associated with the following topics.

Topics of Interest

within the scope of this special section include the following areas:

Circuits and Numerical Analysis (Circuit Theory, Modeling/Simulation, Filters, Analog/Digital Circuits, A/D and D/A Converters, Applications of Electronic Circuits, Neural Networks, Systems and Control, Power Devices and Management Systems, Communication Systems, Co-design of MEMS and Circuits, IoT, Sensor Circuits)

Digital Signal Processing (Basic Signal Processing, Digital Filters Design, Adaptive Signal Processing, Non-linear Signal Processing, Speech/Acoustic Signal Processing, Image/Video Processing, Signal Processing for Communications, System Realization Technology, Security Application, Biomedical Signal Processing, Practical Technologies of Signal Processing)

System Theory (Graph/Network Theory, Discrete Optimization, Algorithm Theory, Software Specification, Formal Methods, Petri Net and Discrete Event Systems, Hybrid Dynamical Systems, Scheduling, Parallel/Concurrent/Distributed Processing, Distributed Cooperative Systems, Systems Biology, Theory and Application of Machine Learning)

Writing and Handling Instructions

Writing instructions and reviewing criteria are the same as those for standard papers. The number of pages is basically limited to **eight** pages for a paper, **two** pages (maximum of **four** pages) for a letter. Please beware that letters exceeding four pages will not be accepted. For more details, please see the following “*Information for Authors*”:

http://www.ieice.org/eng/shiori/mokuji_ess.html .

In this special section, papers and letters deviating from the standard format and exceeding the standard number of pages may be rejected. The resubmission period after the 1st review may be shortened (usually 60 days). At the time of submission, at least one of the authors must be a member of the IEICE. Please note that, when papers and letters are accepted, the authors are required to pay a publishing fee.

Submission of Papers

Papers should be submitted online. Please access the submission system:

https://review.ieice.org/regist_e.aspx ,

register author information, and submit the PDF(s) of paper(s) and the original data for editing by **Friday August 17, 2018**. Please make sure that “*Circuits and Systems*” is selected as the submission destination. During the electronic submission process, we ask the authors to accept the “*Copyright Transfer and Page Charge Agreement*”.

Inquiry contact: Keiichiro Shirai, Faculty of Engineering, Shinshu University.

Tel & Fax: +81-26-269-5486, E-mail: keiichi@shinshu-u.ac.jp .

Editorial Committee

Guest Editor-in-Chief: Shingo Yamaguchi (Yamaguchi Univ.).

Guest Editors: Keiichiro Shirai (Shinshu Univ.), Shunsuke Yamaki (Tohoku Univ.).

Guest Associate Editors: Masato Inagi (Hiroshima City Univ.), Yuuki Tanaka (Gunma Univ.), Ippei Akita (AIST), Shinnosuke Yamaguchi (Kyushu Inst. Tech.), Yasuhiro Takahashi (Gifu Univ.), Ken Saito (Nihon Univ.), Kiichi Niitsu (Nagoya Univ.), Taizo Yamawaki (Hitachi Ltd.), Tohru Ishihara (Kyoto Univ.), Hiroki Sato (Sony LSI Design Inc.), Yosuke Sugiura (Saitama Univ.), Masahide Hatanaka (Osaka Univ.), Masaru Fujieda (OKI Co. Ltd.), Tatsuya Yokota (Nagoya Inst. Tech.), Nakamasa Inoue (Tokyo Inst. Tech.), Tsutomu Inamoto (Ehime Univ.), Yukiko Yamauchi (Kyushu Univ.), Koichi Kobayashi (Hokkaido Univ.), Syoichi Kitamura (Mitsubishi Electric Co.), Satoshi Taoka (Hiroshima Univ.), Yoshinobu Kawabe (Aichi Inst. Tech.).