

Special Section on Circuit, System, and Computer Technologies

The IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences announce a forthcoming Special Section on Circuit, System, and Computer Technologies to be published in June 2013.

Asia is increasing more and more competitive power in circuit, system, and computer industries. This power originates from energetic research activities. A flagship of those activities is an international conference, International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC), which is annually held by IEICE Engineering Sciences Society and other academic societies of Asia. The 27th conference (ITC-CSCC 2012) will be held on July 15-18 at Sapporo, Japan. The aim of this special section is to transmit new theories and/or applications on circuit, system and computer technologies to the world. This special section solicits **full paper submission** from any researchers and especially welcomes the researchers who had developed their original works presented in ITC-CSCC 2012 as well as other conferences hosted by IEICE.

The topics of interest within the scope of this special section are as follows:

- | | |
|---|--|
| 1. Circuits & Systems | 2. Computers |
| (1-1) Analog Circuits | (2-1) Artificial Intelligence |
| (1-2) Computer Aided Design | (2-2) Biocomputing |
| (1-3) Intelligent Transportation Systems & Technology | (2-3) Computer Systems & Applications |
| (1-4) Linear / Nonlinear Systems | (2-4) Computer Vision |
| (1-5) Medical Electronics & Circuits | (2-5) Pattern Recognition |
| (1-6) RF Circuits | (2-6) Image Coding & Analysis |
| (1-7) Semiconductor Devices and Technology | (2-7) Image Processing |
| (1-8) Power Electronics & Circuits | (2-8) Internet Technology & Applications |
| (1-9) Modern Control | (2-9) Motion Analysis |
| (1-10) Neural Networks | (2-10) Multimedia Service & Technology |
| (1-11) VLSI Design | (2-11) Object Extraction & Technology |
| (1-12) Verification and Testing | (2-12) Security |
| (1-13) Graphs and Net Theory | (2-13) Watermarking |
| (1-14) Formal Approaches to System Design | |

This special section accepts only full paper submissions. The standard length of a full paper is **8 printed pages**. If a submitted paper is defective (e.g. it is too short as a full paper, or is out of the scope of this special section), it may be rejected without standard review process. Please consult the Information for Authors that is available at the web page: http://www.ieice.org/eng/shiori/mokuji_ess.html

The submitted papers are edited by the Editorial Committee of Special Section. The deadline of the paper submission is **September 20, 2012**. Prospective authors are requested to follow carefully the submission process described below.

1. Submit a paper using the IEICE Web site https://review.ieice.org/regist_e.aspx. Authors should choose the "[Special-EA] Special Section on Circuit, System, and Computer Technologies" as a "Type of Issue (Section)/Category of Transactions" on the online screen. Do not choose "[Regular-EA]".
2. Send items "Copyright Transfer and Page Charge Agreement" and "Confirmation Sheet of Manuscript Registration" to following address by E-mail, FAX or postal mail.

Dr. Shingo YAMAGUCHI (Secretary)
 Graduate School of Science and Engineering, Yamaguchi University
 2-16-1 Tokiwadai, Ube-shi, 755-8611 Japan
 E-mail: ieice_csct_secretary@ieice.org, FAX: +81-836-85-9501

Both the items must be postmarked not later than **September 20, 2012**. We cannot start the review process without them, even if we receive the manuscript. Please mark "Special Section on Circuit, System, and Computer Technologies" on the envelope.

[IMPORTANT NOTICE]

- (i) At least one of the authors must be an IEICE member when the manuscript is submitted for review. For membership applications, please visit the web-page, <http://www.ieice.org/eng/member/OM-appli.html>
- (ii) If accepted, authors are requested to pay for the page charges covering partial costs of publications. Authors will receive reprints.
- (iii) If the number of accepted papers exceeds the limit, some papers may be published in the following transactions.

Guest Editor:

Qi-Wei Ge (Yamaguchi Univ., Japan)

Secretary:

Shingo Yamaguchi (Yamaguchi Univ., Japan)

Guest Associate Editors:

Prayoot Akkaraekthalin (KMUTNB, Thailand), Kosin Chamnongthai (KMUTT, Thailand), Zuohua Ding (Zhejiang Sci-Tech Univ., China), Junichi Funasaka (Hiroshima City Univ., Japan), Akira Hirabayashi (Yamaguchi Univ., Japan), Dae-Sik Hong (Yonsei Univ., Korea), Yoshinao Isobe (AIST, Japan), Yasuaki Ito (Hiroshima Univ., Japan), Hideto Kasuya (Aichi Prefectural Univ., Japan), Masayuki Kurosaki (Kyushu Institute of Technology, Japan), Hiroshi Matsuno (Yamaguchi Univ., Japan), Yukihiro Matsubara (Hiroshima City Univ., Japan), Toshiyuki Miyamoto (Osaka Univ., Japan), Takayuki Nakachi (NTT, Japan), Morikazu Nakamura (Univ. of the Ryukyus, Japan), Yuichi Nakamura (NEC, Japan), Makoto Nakashizuka (Osaka Univ., Japan), Atsushi Ohta (Aichi Prefectural Univ., Japan), HyunWook Park (KAIST, Korea), Byung-Gook Park (Seoul National Univ., Korea), Naoto Sasaoka (Tottori Univ., Japan), Atsushi Takahashi (Osaka Univ., Japan), Satoshi Taoka (Hiroshima Univ., Japan), Apinunt Thanachayanont (KMUTT, Thailand), Nozomu Togawa (Waseda Univ., Japan), Ichiro Toyoshima (Toshiba, Japan), Yegui Xiao (Prefectural Univ. of Hiroshima, Japan), Haiyan Xu (Fukuoka Institute of Technology, Japan)